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Lokale Signalverarbeitung
des
ALICE U¨bergangsstrahlungsdetektors
am LHC (CERN)
Beim Schwerionenexperiment ALICE am LHC (CERN) werden innerhalb des
U¨bergangsstrahlungsdetektors bereits Teile des Datennahme- und Triggersystems
integriert. Hierfu¨r wurde ein aus zwei Mikrochips bestehendes Modul entwickelt.
Die Detektorsignale werden vorversta¨rkt und geformt (Preamplifier and Shaper
Chip, PASA). Danach werden sie analog-digital-gewandelt und weiterverarbeitet
(Tracklet Processor Chip, TRAP).
Diese Arbeit beschreibt die digitale Signalverarbeitung im TRAP-Chip. Die
Eingangssignale werden digital gefiltert und durch einen Preprozessor sowie vier
CPUs hinsichtlich Teilchenspurabschnitten untersucht. In der Arbeit wird der
Bogen gespannt vom Hardware-Entwurf von Filter und Preprozessor u¨ber deren
Kalibration, die Programmierung der CPUs bis hin zu ersten Anwendungsstudien
an einem Prototypensystem.
Local Signal Processing
of the
ALICE Transition Radiation Detector
at LHC (CERN)
The transition radiation detector of the heavy ion experiment ALICE at LHC
(CERN) integrates parts of the data acquisition and trigger system. Therefore,
a multi chip module has been developped which incorporates two microchips.
Detector signals are preamplified and shaped (Preamplifier and Shaper Chip,
PASA). Thereafter they are converted from analog to digital and are processed
(Tracklet Processing Chip, TRAP).
This thesis describes the digital signal processing of the TRAP chip. The
input signals are filtered digitally. Then, they are analyzed by a preprocessor and
four CPUs with respect to segments of tracks. The thesis covers the complete
development from hardware design of filter and preprocessor, their calibration,
programming of the CPUs, up to first application studies on a prototype system.
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1Introduction
In collision experiments, the structure of matter is analyzed to gain a better
understanding of nature’s fundamental forces and particles. The apparatus for
such experiments consists of an accelerator machine and a detector which traces
and identifies particles resulting from the collision reaction.
The technology of both accelerators and detectors has developed rapidly dur-
ing the last decades. By increasing collision energy and improving spatial resolu-
tion it has been possible to resolve several levels of the structure of matter. While
the demand of higher energies leads to larger accelerator machines with several
kilometers circumference, the need of higher accuracy at last causes a huge in-
crement of the amount of raw sensor information, which has to be processed per
collision event.
To achieve an optimum utilization of bandwidth to mass storage, a selection
of events with interesting reactions has to be performed. The so-called trigger
systems take these decisions by the analysis of quickly available sensor information
from the detector. While in classical detector architectures there is a spacial
separation of readout electronics and sensors from trigger and data acquisition
system, parts of the trigger functionality migrate on the detector in experiments
of the next generation.
A Large Ion Collider Experiment (ALICE) is one of the four new experiments
on the Large Hadron Collider (LHC) which will be built at CERN, Geneva,
until 2008. It is the goal to analyze the Quark-Gluon Plasma which will be
created by the collision of two lead ions. An indication for an interesting reaction
is the observation of electron pairs leaving reaction area with high transverse
momentum. To identify those particles the Transition Radiation Detector (TRD)
is integrated into the experiment. It makes possible separation of electrons from
pion background by transition radiation photons and determination of transverse
momentum by calculation of the curvature of the particle tracks.
The readout time of the TRD is about two microseconds. This is fast enough
to use it as a primary part of the ALICE trigger system. Therefore particle
identification and tracking has to be performed within a time budget of six mi-
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croseconds. The processing of the TRD’s 1.2 million channels within this time
corresponds to a data rate of up to five terabytes per second. That challenge
is handled by a hierarchical approach. Piecewise tracking and first estimate of
particle identity are realized locally within the front-end electronics. On a global
stage, track segments have to be combined to common tracks. Here, final particle
classification and transverse momentum determination are accomplished. Thus
the data flow from the detector to the Global Tracking Unit (GTU) is reduced
to the percent level during the trigger phase.
To satisfy the requirements given above, front-end electronics with specialized
components has been developed. The detector chambers are covered by readout
boards which are carriers of the major building blocks. These are Multi Chip
Modules (MCM) which incorporate one analog and one mixed signal chip. The
analog Preamplifier and Shaper Chip (PASA) is connected to the detector cham-
ber output channels and drives the analog inputs of the mixed signal chip. This
Tracklet Processing Chip (TRAP) performs analog-to-digital conversion, digital
filtering, event buffering and local tracking. Due to the well-defined task and
tight boundary conditions like timing, analog noise generation and power con-
sumption, the chip was realized as an Application Specific Integrated Circuit
(ASIC).
This thesis describes the digital signal path of the TRAP chip which consists of
a filter and a preprocessor preparing data for four on-chip CPUs. It is divided into
a structural presentation, the elaboration of its functionality and the description
of application aspects.
Chapter 2 gives an overview on the target application, the ALICE experi-
ment. It describes how the TRAP chips are interated in the detector design. The
general structure and the mayor components of the chip are presented in chap-
ter 3. With the knowledge of the available devices it is possible to realize the
mayor functionality of the chip. The data acquisition and readout is described in
chapter 4, while the data processing is separated in digital filtering (chapter 5)
and local tracking (chapter 6). The signal processing system has to be adapted
to the actual boundary conditions. Therefore the system is tuned by a couple of
parameters, their calibration is presented in chapter 7. To guarantee the func-
tionality of the chip, a test environment has been developed, it is described in
chapter 8. The power consumption of the chip is analyzed in chapter 9. The
final proof of concept of the signal processing is given by the application in a
prototype environment (chapter 10). The results of the thesis are discussed in
chapter 11.
2The Target Application
2.1 The Large Hadron Collider (LHC)
The Large Hadron Collider (LHC) is an accelerator ring, which will be built for
the European Organization for Nuclear Research (CERN) until the end of 2007
(see fig. 2.1). It will be located in the tunnel of the former Large Electron Positron
Collider (LEP) and will be operated in two modes. Proton-proton collisions will
take place at energies of 14 TeV while collisions of two lead ions reach energies
of 1150 TeV.
Particles are injected into the 27 kilometers long LHC ring from a system
of accelerators consisting of the Proton Synchrotron (PS) and the Super Proton
Synchrotron (SPS) (see fig. 2.2). They are accelerated in two beams in opposite
direction and meet at four interaction points. Around these collision points the
four experiments of LHC are built.
The experiments ATLAS (A Toroidal LHC Apparatus) and CMS (Compact
Muon Solenoid) are based on proton-proton collisions and are intended to ana-
lyze nature of mass, especially to proof existence of Higgs Bosons. Furthermore
theoretical models beyond the Standard Model are planned to be checked there.
LHCb (LHC Beauty Experiment) is supposed to measure CP violation in b-meson
systems. Thus it contributes to the understanding of imbalance of matter and
antimatter. ALICE (A Large Ion Collider Experiment, see section 2.2) analyzes
the Quark-Gluon Plasma which will be created by the collision of two lead ions.
With LHC a new generation of accelerator machines will be put into opera-
tion. Collision energies will be about 30 times higher than those of the Relativistic
Heavy Ion Collider (RHIC) at the Brookhaven National Laboratory (BNL). Lu-
minosity, a measure for the rate of events of a specific process, will be more
than two times larger. In proton-proton mode it will exceed existing accelerators
even by two orders of magnitude. Thereby its constituent energy will be seven
times larger than that of the Tevatron at the Fermilab. Table 2.1 shows some
parameters of LHC in Lead-Lead mode.
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Figure 2.1: overview of the LHC ring (CERN Photo)
Maximum Beam Energy 2.76 TeV/u
Luminosity 1 · 1027 cm−2 s−1
Time between Collisions 0.1 µs
Bunch Length 7.94 cm
Beam Radius 15.9 µm
Luminosity Lifetime 7.3 h
Filling Time (both beams) 20 min
Acceleration Period 1200 min
Injection Energy 0.1774 TeV/u
Particles per Bunch 7 · 107
Bunches per Ring per Species 592
Circumference 26.659 km
Dipoles in Ring 1232 Main Dipoles
Quadrupoles in Ring 482 2-in-1, 24 1-in-1
Peak Magnetic Field 8.3 T
Table 2.1: some LHC parameters in Lead-Lead mode [pdg0]
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Figure 2.2: the CERN accelerator system (CERN Photo)
6 2. THE TARGET APPLICATION
2.2 A Large Ion Collider Experiment (ALICE)
Figure 2.3: phase diagram of the
Quark-Gluon Plasma (ALICE Co-
laboration)
Figure 2.4: development of the
universe after the electro-weak
transition (from [mhw], p. 523)
In ALICE lead ions collide at a total center of mass energy of 1148.0 TeV.
Thereby a Quark-Gluon Plasma is expected to be created. A plasma is a system
incorporating a large number of particles which are excited by high temperature
or pressure (see fig. 2.3). Thus, particles loose their individuality, the whole
system corresponds to a sea of the constituents of the former particles. In case
of an electromagnetic plasma ions and electrons move independently, only the
system as a whole is neutral with respect to electric charge. A Quark-Gluon
Plasma consists of the constituents of the nucleons and their interaction particles,
the gluons. In this case strong interaction is dominant and only the system as a
whole is neutral with respect to its charge, the color charge or flavor.
The universe passed through this state about 1 µs after the big bang. It
is common belief that all particles, anti-particles and interaction particles were
in thermodynamic equilibrium at the beginning of the universe. Because of the
high energy density all particles could convert into each other and all forces had
equal strength. About 10−35 seconds after the big bang strong force decoupled
from electro-weak force. After this phase transition, almost all quarks were able
to convert to quarks only and leptons to leptons respectively. Another 10−11
seconds later the temperature of the universe fell below 100 GeV (kT = 1 eV
is equivalent to T = 11604 K) and weak force decoupled from electromagnetic
force.
This Quark-Gluon Plasma existed until universe had expanded such that tem-
perature had reached 100 MeV. About 10−6 seconds after the big bang quarks
combined into hadrons. Figure 2.4 shows the further development of the universe.
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Figure 2.5: the ALICE detectors (CERN Photo)
Due to its expansion, temperature and density decreased continously. Thermal
excitation was no longer sufficient for creation of new hadrons (hadron era) and
of new leptons (lepton era) afterwards. Down to a temperature of about 3000 K
radiation density exceeded density of matter (radiation era). At the current tem-
perature of the universe (cosmic background radiation: 2.7 K) matter dominates
radiation (matter era).
The Quark-Gluon Plasma created in ALICE is observed indirectly. Up to
20,000 particles which are leaving the collision area are traced and identified. This
allows a reconstruction of reactions within the plasma. ALICE setup incorporates
a variety of detectors focusing on different particle properties (see fig. 2.5).
There are three tracking detectors in ALICE. The Inner Tracking System
(ITS) is located closest to the beam. It has a length of about one meter and
an inner radius of about three centimeters. It consists of multiple layers of sil-
icon pixel, silicon strip and silicon drift detectors. Next, the cylindrical Time
Projection Chamber (TPC) covers space from about 57 cm to 278 cm in radial
dimension. The within the chambers is ionized locally by charged particles. Due
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to an electric field, charges drift to the end caps where they are detected. This
takes less than 100 µs on an axial length of the TPC of about 5.1 m. The Tran-
sition Radiation Detector (TRD, see section 2.3) is about 295 cm apart from the
beam pipe, has a thickness of ≈ 75 cm and an axial length of seven meters. It
is structured in six layers. Each of them contains a radiator volume and a drift
chamber. Charged particles traversing the gas volume can be detected as well as
transition radiation photons, which are generated by them. .
All other detectors provide particle properties only. Next, there is a Time
of Flight Detector (TOF). Its 160,000 parallel pad counters measure the time
it takes for the particles to move away from the interaction point. The Photon
Spectrometer (PHOS) is an electromagnetic calorimeter made of lead-tungsten
crystals. The High Momentum Particle Identification Detector (HMPID) oper-
ates by measuring Cherenkov radiation rings.
All detectors above are part of the central area which is enclosed by a mag-
net generating a field of about 0.5 Tesla. It allows the determination of particle
momentum by calculation of its track curvature. In addition there are a couple
of forward detectors and a Muon Spectrometer (Forward Multiplicity Detector,
FMD; Photon Multiplicity Detector, PMD; Centauro and Strange Object Re-
search, CASTOR; Zero Degree Calorimeter, ZDC).
2.3 The Transition Radiation Detector (TRD)
The TRD is structured in a cylindric geometry (see fig. 2.6). In the angular
direction (φ) it is separated into 18 super-modules. Each of them contains five
stacks which are arranged in z direction. The TRD stacks are located at a ra-
dius position between 2.9 and 3.7 meters. Each of them incorporates six detector
modules. These modules consist of detector chambers and front-end electron-
ics. The chambers can be divided into radiator, drift region and amplification
region which are about 4.5 cm, 3.0 cm and 0.7 cm thick, respectively. Front-end
electronics is mounted on top of these modules.
The radiator consists of polypropylene fiber mats, embedded in Rohacell foam
sheets. Both components are extraordinary inhomogeneous in terms of optical
density. If a charged particle crosses the transition of media of different optical
density, the so-called transition radiation will be emitted. It is concentrated in a
forward cone of θ ≤ γ−1 where γ = 1√
1−β2
is the relativistic factor (β = v
c
). Thus
transition radiation is a direct measure of particle velocity. At given momentum
it can be used to determine the particle mass. In case of the ALICE TRD
this radiation is in the range of soft X-rays. It is used to discriminate pions
from electrons. Because pions are up to ≈ 273 times heavier,their production of
transition radiation can be neglected.
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Figure 2.6: structure of the ALICE TRD
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The drift region is filled with a mixture of xenon and carbon dioxide. As both
electrons and pions are charged particles, they induce ionization clusters along
the track within the gas. Figure 2.7 shows the mean charge along the track. On
average, ionization caused by electrons is larger than that of pions. Furthermore
the electron’s transition radiation photons convert into additional charge clusters
of relatively high amplitudes. The exponential probability distribution of this
conversion can also be seen here. The first peak of the signal is due to the
transition of the particles through the amplification region. The overall ionization
caused by one particle is shown in figure 2.8.
Ionization within the gas volume is detected by net charges which are induced
on the cathode pads next to the amplification region (see fig. 2.6). Due to an
electric field gas electrons within the drift region move into the amplification
region within 2 µs. There they initiate cascades of ionization which are caused
by the cylindrical electric field around the anode wire. While the electrons are
caught by the anode wire, the ions slowly drift out of the amplification region.
2.4 The ALICE Trigger System
The event rate is about 104 collisions per second in lead-lead mode. Only about
100 events per second are considered to contain interesting physics. They are
characterized by a couple of criteria like small impact parameters. To optimize
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Figure 2.9: latencies and rates of the several trigger levels
the usage of detector data bandwidth a selection of events has to be performed
by the so-called trigger system [vl0].
The ALICE trigger system is separated into several levels. They differ by the
amount of data on which the decision is based and by the complexity of the data
analysis. Trigger levels of longer latency process data of detectors with longer
readout time (see fig. 2.9).
The Level-0 Trigger (L0) uses the data of the Forward Multiplicity Detector
(FMD). It will accept an event after 1.2 µs, if its multiplicity is above some
threshold, the interaction point is close to the nominal position and the forward-
backward distribution is that of a beam-beam interaction.
In parallel to the generation of the Level-0 Trigger, the TRD Trigger searches
for electron positron pairs with high transverse momenta (see section 2.5). For
this purpose, the time budget is 6.5 µs.
The Level-1 Trigger (L1) uses information of the Zero Degree Calorimeter
(ZDC) and of the Muon Spectrometer to perform further analysis of centrality
and multiplicity of an event. Furthermore, it is looking for muon pairs with high
momenta. This decision is taken 6.5 µs after the event. The acceptance of an
event by this trigger initiates readout of the TPC.
The Level-2 Trigger (L2) uses TPC readout time for a more detailed analysis
like cuts on the mass of muon pairs, search for J/Ψ particles or inspection of
clusters of the FMD. In addition, data from more detectors like the Photon
Spectrometer is available.
Finally, the High-Level Trigger (HLT) processes the tracking information of
the TRD Trigger in combination with the TPC data. Is performs more sophisti-
cated particle tracking for particle identification and momentum determination.
The input event rate of this trigger level is about 200 Hz, while the event rate of
the succeeding data acquisition system is about 30 Hz.
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2.5 The TRD Trigger
Figure 2.10: display of a simulated ALICE event with cut in 60◦ ≤ θ ≤ 62◦
(CERN Photo)
It is the main task of the TRD trigger to select events with a high probability
of the production of so-called heavy vector mesons like J/Ψ or Υ. They can be
detected via their decay channel into an electron-positron pair. Due to the energy
released by the decay they have a high total momentum and a high transverse
momentum, consequently. Accordingly, the TRD Trigger is supposed to search for
electron-positron pairs with transverse momenta of typically more than 3 GeV/c.
The TRD provides the data for the described trigger decision, because it allows
to sufficiently estimate transverse momenta by particle tracking, is capable of
identifying electrons and its readout time is short enough due to the multiple flat
chamber design.
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Figure 2.11: timing of the TRD trigger
Electron identification is performed by the separation from pions which are
the dominant particles (see section 2.3). Particle tracks have to be reconstructed
through the six layers of the TRD. Since there are 20 samples per event of ten bit
each within about 1.2 million analog channels this leads to 29 MB of raw data.
This has to be processed within a time budget of 6.5 µs. To handle such an amount
of data a hierarchical design has been implemented. Because the segments of the
tracks (the so-called tracklets) in several layers can be detected within a few
adjacent channels, their parameterization is performed locally and in parallel.
As the bandwidth of the detector is limited by cabling, which is determined by
geometrical boundary conditions, it is inefficient to ship the raw data for any
processing out of the detector in the given time. Hence, this computation has to
be done by the front-end electronics on the detector. To meet these functional
requirements as well as tight power and electric noise restrictions, an Application
Specific Integrated Circuit (ASIC) has been developed, the Tracklet Processing
Chip (TRAP, see chapter 3). On a global stage, only information of detected
tracklets is necessary to combine them to common tracks and thus to estimate
their transverse momentum (Global Tracking Unit, GTU, see section 2.6). The
timing of the TRD trigger is shown in figure 2.11. Detector data is acquired
during drift time, which is 2 µs long and starts immediately after the interaction.
Meanwhile, data is buffered, digitally filtered and furthermore preprocessed to
parameterize the tracklet content. Thereafter, tracking information for the GTU
is built locally by four CPUs on each of the TRAP chips. About 4 µs after the
interaction TRAP chips are starting to send tracklet data to the GTU. The GTU
is starting in parallel and has to make a trigger decision until 6.5 µs after the
interaction. About 0.1 µs later the trigger decision will arrive at the Central
Trigger Processor (CTP).
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2.6 The Global Tracking Unit (GTU)
The Global Tracking Unit (GTU) matches tracklets to tracks within the full TRD.
This makes it possible to calculate certain track parameters, especially transverse
momentum and particle identity.
Figure 2.12: tracklets matching within the GTU [jc0, p. 29]
Because the detector stacks are arranged in a nearly projective geometry,
especially the stiff tracks are located in one of them exclusively. Hence, the
problem of global track reconstruction can be reduced to matching in each of
the detector stacks. This is performed by 90 Track Matching Units (TMU),
corresponding to the number of detector stacks. Each of them receives data from
one stack by 12 optical lines. They provide the data which is collected by readout
networks in the detector modules.
Inside the GTU, all tracklets of a detector stack are projected to a central
plane. If a minimum of four tracklets out of six detector chambers with similar
slope can be found in a local neighborhood within this plane, these tracklets will
be combined to a global track (see fig. 2.12). This criterion is implemented as a
moving window algorithm.
Subsequently, the track parameters can be estimated by using the position
and slope information of the incorporated tracklets. A final decision on particle
identity is performed by combination of the estimates which were calculated lo-
cally and are contained in the tracklet data as well. Structured like this, only
little information has to be processed by a common trigger unit within the GTU.
It receives all relevant results of the TMUs. At present, a prototype of the GTU
is developed, its design is proposed and analyzed in [jc0].
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2.7 ALICE TRD Front-end Electronics
Figure 2.13: one Multi Chip Module
(MCM) incorporating one PASA on the
left hand side and one TRAP on the
right hand side
Figure 2.14: one MCM coated with
glob top, integrated on a readout board
and connected to a detector chamber
via a ribbon cable on the left
There are two main tasks, front-end electronics has to accomplish. First, it
has to acquire and to buffer detector data. In addition, it has to perform local
online tracking. All the functionality is implemented on two chips, which are
combined to a Multi Chip Module (MCM, fig. 2.13). Each of them is connected
to 18 cathode pads of the detector (fig. 2.14).
On the MCMs, pads inputs are connected to the Preamplifier and Shaper
Chip (PASA). It amplifies the charge fluctuations on its input ports by a factor
of 12 mV/fC. Furthermore, it removes long signal components by a first order
pole/zero circuit. Finally the signals are shaped by a fourth order filter. This
leads to a Gaussian-like point spread function with a peaking time of 70 ns and a
FWHM of 120 ns. To prevent artifacts in data processing due to tracklets crossing
pads, which are associated to two adjacent TRAPs, three output channels are
distributed to the TRAP chips of neighboring MCMs. At last PASA drives 18+3
differential voltage output ports.
The TRAP chip receives signals by 21 differential voltage input ports. Being
a mixed mode chip it contains the Analog-to-Digital Converters (ADCs) as well
as digital circuits for event buffering and processing (see section 3.1).
The MCMs are integrated on the so-called readout boards (fig. 2.15). Six
up to eight of them are used to cover one detector chamber. They provide the
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Figure 2.15: one readout board mounted on a detector chamber carrying 17
MCMs and one DCS board
Figure 2.16: coverage of the detector chambers by various readout boards. There
are half chamber mergers on two of the boards and one DCs board.
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configuration network of the chips (Slow Control Serial Network, SCSN, see [rg0]),
the fast readout network for tracklet and raw data transmission (see [rs0]), power
supply and the clock and pre-trigger distribution.
Each readout board incorporates 16 MCMs which are connected to the cham-
ber to acquire data. In addition there is one MCM which is used for merging of
the boards readout stream only (Board Merger). On two of the readout boards
another MCM is mounted to merge the data of one half of the chamber (Half
Chamber Merger). Here, the final data stream is built. It is sent via an optical
transmitter, which is mounted on a mezzanine board, which is next to each of
the Half Chamber Mergers.
One readout board per chamber carries a board of the Detector Control Sys-
tem (DCS). It controls the power of a chamber, checks runtime parameters like
supply voltage, humidity or temperature, distributes clock and pre-trigger sig-
nals and provides the configuration interface for all TRAP chips of one chamber
(SCSN). A detailed discussion of readout board components, structure and rout-
ing is given in [ir0].
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3The Tracklet Processing Chip
(TRAP)
3.1 General Structure
Figure 3.1: main signal path of the TRAP chip
The Tracklet Processing Chip (TRAP) is the core component of the ALICE
TRD front-end electronics. It is a mixed mode chip receiving analog signals
from the PASA chip (see section 2.7) and providing digital signal processing
capabilities. Figure 3.1 shows the main signal path of the TRAP chip.
First, analog signals are converted to digital signals (see section 3.5). Then,
they are filtered and stored in the event buffer (see section 3.7). There they
are accessible for the on-chip CPUs (see section 3.9) to be read, compressed and
sent to the readout network interface. That device collects data of all CPUs
and feeds it into the readout network which is organized in a tree structure (see
section 3.10).
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Figure 3.2: structure of the TRAP chip
The signal processing devices of the chip are specialized for local track finding
(see chapter 6). It is the first step to detect and fit sub-tracklets within each of the
covered signal channels. This is performed by a preprocessor which is working
on the basis of the filtered signals (see section 3.8). The CPUs are started to
finally process the fit information of the preprocessor. Tracklets with signal in
more than one channel are combined and the tracking information for the GTU
is built. It is transmitted by the same network as the raw data.
Figure 3.2 shows the detailed architecture of the TRAP chip. It includes the
inner structure of the major components, which are discussed in the following
sections. There are two additional components of the chip which are not a part
of the actual data path. The global state machine controls all actions on the chip
and especially synchronizes it to external trigger commands (see section 3.3).
The configuration interface is discussed in section 3.4.
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3.2 Chip Development and Design Flow
The TRAP chip is produced in the UMC 0.18 µm mixed mode process. A first
chip incorporating prototypes of all major components was designed and sub-
mitted in May 2002 (TRAP1). A chip prototype providing full functionality has
been developed until May 2003 (TRAP2). The final chip was submitted in March
2004 (TRAP3) and is available for testing since July 2004. This chip is used for
integration tests, beam measurements at CERN in fall 2004 and continuous mea-
surements of cosmic radiation at the Kirchhoff-Institute of Physics (KIP) at the
University of Heidelberg (see chapter 10).
The analog components of the TRAP chip have been developed at the Chair
of Microelectronics, Prof. Dr. Tielert, University of Kaiserslautern. The digital
components are designed in the VHDL hardware description language and are
mapped on a standard cell library provided by Virtual Silicon Technology Inc.
The design synthesis has been performed by Synopsis Design Analyzer. All major
building blocks like filter channels, preprocessor, network interface, CPUs, etc.
were synthesized separately and merged only on higher design levels. The result
of the synthesis was exported in a Verilog net-list file.
On the basis of the result of the synthesis and geometrical information of
the analog components and standard cells (Library Exchange Format, LEF) the
layout of the chip can be designed. For this purpose Cadence First Encounter
has been used. It provides all necessary design steps such as floor planning,
placement, power planning, clock tree routing and optimization, signal routing
and optimization and finally the timing analysis. The latter can be used for back
annotation of simulation timing models. Thus, the target speed of 120 MHz for
the CPUs, and the readout network interface as well as 10 MHz for digital filter,
preprocessor and event buffer was verified. The layout is exported to another
intermediate file (Gridded Data Set Format 2, GDS2).
Finally, the chip layout and the layout of the analog components are combined
using Calibre by Mentor Graphics Corp. A last consistency check is included by
comparing chip layout and schematic net-list (Layout versus Schematic Check,
LVS). To ensure producibility the design has to satisfy various process dependent
design rules like minimum distance of adjacent signal traces or minimum width
of design structures. Thus a Design Rule Check (DRC) has to be performed.
Figure 3.3 shows the final layout of the TRAP chip. It is bordered by various
input/output pads providing signal connectivity and power supply. Some easily
recognizable structures are labeled next to the figure.
A priori, functionality has been verified by simulation on functional level and
on gate level using ModelSim by Mentor Graphics Corp. On gate level, timing
of each used standard cell and timing of signal propagation between those cells
(back annotation) is included into the model.
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Figure 3.3: layout of the TRAP chip: analog digital converters 1, event buffer
2, instruction memory 3, data memory 4, readout network interface 5, standard
cell area (’sea of gates’) 6
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3.3 Global State Machine
Figure 3.4: state diagram of the global state machine
All functionality of the chip is controlled by a central device, the Global State
Machine (GSM). The transitions between its ten states can be initiated by exter-
nal trigger signals, by internal timers or by commands in the command register
which is accessible for configuration and the CPUs via a global input/output bus
(see section 3.4). The resulting state diagram is shown in figure 3.4.
After a reset the chip starts up in low power state. All but the configuration
interface is disabled and not clocked. The chip can always return to this state
by a low power command. It can be left for test mode or clear state by the test
mode or acquisition mode command. Leaving the low power state the analog
digital converters are enabled and the digital filter is clocked.
The clear state is the entry point to typical operation. The preprocessor is
reset and the CPUs are started and clocked to prepare for potential tracklet
processing later on. This state is left after the CPUs have finished their clearing
procedure. The GSM stays in the following state until a pre-trigger signal occurs.
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Subsequently, the GSM timers are started and the chip changes to preprocess-
ing state. The event data is acquired and the fit parameters of the preprocessor
are calculated. The preprocessor is clocked only in this state. After the drift time
of the detector chamber, the acquisition control machine signalizes to the GSM
to have finished. This causes the GSM to change to tracklet processing state.
In this state the CPUs are clocked to process the tracklet candidates presented
by the preprocessor. This is completed by building of tracklet words which are
sent to the network interface. The external level-0 accept signal is expected at
a given time after the pre-trigger, which is checked by one of the timers, which
has been started at the transition to preprocessing state. The present acquisition
sequence will be ended by changing to clear state if no level-0 accept has occurred.
If so, the GSM will change to tracklet transmission state during which the network
interface transmits the tracklet information. Leaving the tracklet processing state
the CPUs are switched off.
The state after tracklet transmission is a wait state for level-1 accept. The
accept signal is expected at a time, which is defined by another timer, which
has also been started at the transition to preprocessing state. If the signal does
not occur, the acquisition sequence is ended by the transition to clear state. If it
does, the GSM changes to the raw data preparation state. The CPUs are enabled
again to read data from the event buffer and prepare data for transmission. After
changing to the raw data readout state, the CPUs fill all data, which is to be sent,
into the network interface. It handles the handshaking and communication with
the network. After completion the chip returns to clear state and is prepared for
another acquisition sequence.
3.4 Configuration
To put a TRAP chip into operation, internal parameters have to be set, the
CPUs’ data and instruction memory have to be initialized, some commands have
to be stated via control registers and the data bank memory has to be filled
eventually. All those resources are accessible by a chip-global input/output bus
(see fig. 3.5). There is one bus controller which drives the write enable signal,
the 16 bits wide address bus and the 32 bits wide input data bus. The addressed
device is multiplexed to the output data bus.
Both write and read statements on the global input/output bus can be initi-
ated by any of the four on-chip CPUs or by commands received via the external
configuration network. To handle concurrent bus accesses a priority driven arbi-
tration is performed by the bus controller [tm, section 8.1].
The configuration network (Slow Control Serial Network, SCSN) is organized
in two serial rings of opposite direction. If a TRAP chip within the SCSN network
fails, the neighboring chips can close one remaining ring by the assignment of the
input of one ring to the output of the other one and vice versa [rg0]. The SCSN
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Figure 3.5: configuration path of the TRAP chip via SCSN network and global
input/output bus
communication is organized in packets, which are generated by the SCSN master
of the corresponding ring, and modified or passed over by each of the SCSN slaves
in the ring. Thus, a configuration of a TRAP chip corresponds to a series of write
packets, which are received by its SCSN slave. It translates them to accesses on
the global input/output bus.
The global input/output bus operates with parallel busses and a strobe signal
with a 120 MHz timing. The asynchronous and serial SCSN network incorporates
one signal only. The packet has a net width of 86 bits including a 16-bit check
sum to ensure data integrity. It is enlarged by a variable number of padding bits
to guarantee a minimum frequency of signal changes for synchronization.
3.5 Analog Digital Converters
The Analog Digital Converter (ADC) used in the TRAP chip has been developed
for the special purposes of the target experiment [dm0]. It performs a cyclic
successive approximation of its differential analog input signal. Some typical
parameters are give in table 3.1. As the internal reference voltage can be adjusted
by about 40 % the conversion gain and dynamic range are variable by the same
order of magnitude. The phase of the sampling time of the ADC relative to
the internal 10 MHz clock is adjustable in order to minimize disturbances of the
analog measurements due to digital activity.
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Conversion Gain 2.0-2.8 mV/ADC Count
Dynamic Range 2.0-2.8 V
Sampling Rate 10.0 MHz
Number of Bits 10
Effective Number of Bits 9.3
Differential Nonlinearity <0.5 ADC Counts
Integral Nonlinearity <0.5 ADC Counts
Power Consumption/Channel 12,0 mW
Table 3.1: operating parameters of the TRAP ADCs
One of the major demands on the ADCs was to combine high quality signal
sampling with extraordinary low power consumption. The ADC is designed such
that the power consumption can be adjusted downward but this leads to a cor-
ruption of faster signals since the dynamics of the circuits is reduced. The ADC
is instantiated 21 times for all analog inputs of the TRAP chip plus another
one for internal run time parameter checks like temperature and voltages [tm,
section 5.2].
3.6 Digital Filter
The digital filter of the TRAP chip receives data of 21 ADCs and distributes it to
the event buffer and the preprocessor. For test purposes it is possible to change
filter input to the event buffer (see fig. 3.8). The filter is structured channel-wise
because the signals are processed almost independently. Only Data of adjacent
channels has to be exchanged (see fig. 3.6).
The internal structure of each of the filter channels corresponds to its func-
tionality and is discussed in chapter 5. The filter is operated at the sampling
frequency of the ADCs (10 MHz).
Figure 3.6: overall structure of the digital filter
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Figure 3.7: acquisition control of event buffer and preprocessor
3.7 Event Buffer
The event buffer stores the data of the events. It is steered by a common control
module for event acquisition and event preprocessing (see fig. 3.7). It is cleared
and started by the GSM and provides a time reference relative to the pre-trigger
signal. After a programmable time it indicates readiness to the GSM which
proceeds to its next state subsequently (see section 3.3).
The event buffer is organized in 21 independent memory blocks of 64×11 bits
each. The memory blocks offer two independent ports for reading and for writing.
The write port is operated at the ADC’s sampling frequency of 10 MHz. The
write address is given by the acquisition controller’s time tag plus a given offset in
acquisition mode. In the other states, it is connected to the global input/output
bus. The write data is determined by the selection logic shown in fig. 3.8. If
the acquisition controller indicates no acquisition the data can be taken from the
configuration interface. For acquisition phase it can be selected whether filtered
data or data from the input delay chain is stored. The delay can be set to one
up to six samples. The input delay chain is filled by the ADCs or by data taken
from the event buffer itself (see below).
The read port is operated at the CPUs’ operation frequency of 120 MHz.
Typically the read address is set by the CPUs while they are accessing the event
buffer via their local input/output bus. Five event buffer channels are assigned
to CPU 0 to 2 while CPU 3 is assigned to the uppermost six channels. For test
purposes the chip can be set in simulation mode to provide data out of the event
buffer as input for the input delay chain (fig. 3.8). Therefore the read address is
given by the acquisition controller’s time tag plus a given offset. The read data
bus is connected to the input multiplexer of the data delay chain and to the data
multiplexer of the CPUs’ local input/output bus.
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Figure 3.8: data path to filter and event buffer
In order to handle write access to event buffer memory an interface between
those two clock domains is provided. Thus, address and data of an event buffer
write access are buffered and a synchronization logic controls the data flow from
the 120 MHz strobe domain into the 10 MHz clock domain. This reduces data
bandwidth down to half a word per 10 MHz clock cycle. As the event buffer
access during configuration is much slower and write access of the CPUs are for
test purposes only the core functionality of the chip is not affected.
3.8 Preprocessor
The preprocessor parameterizes track segments in 19 channels by processing
triplets of the 21 filter channels. It is steered by and gets timing information
for segment fitting from the acquisition controller (see fig. 3.9).
The concept of track segment finding and fitting as well as the corresponding
hardware design are discussed in chapter 6. Up to four track segments can be
processed in parallel. The fit parameters are stored for each channel. There-
fore a memory instance has been implemented, which provides four independent
read-modify-write ports with a size of 19×111 bits, the Fit Register File (FRF).
The memory entries are cleared by the acquisition controller during the GSM’s
clear state (see section 3.3). They are enabled for writing during a given period
of time after the pre-trigger while the GSM is in preprocessing state and the
acquisition controller takes care of the precise timing. The time information is
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also distributed to the segment finding and fitting unit.
Figure 3.9: preprocessor control and data flow
For further processing by the CPUs up to four tracklet candidates are selected.
A tracklet candidate is a pair of adjacent channels with a given minimum number
of hits in both channels and another minimum number of hits in its lower channel.
It is indicated by its lower channel number. If there are more than four potential
candidates, those with the maximum number of hits in both channels are selected.
The sorting is performed in parallel to the fitting arithmetics. The corre-
sponding hardware design is optimized for cell area and not for timing because
the cell area increases rapidly with respect to tighter timing constraints and tim-
ing is not critical here. After a given time the sorting logic provides a stable
result which is signaled by the acquisition controller’s output gating flag.
After the fitting period, the addressing of the FRF is switched from the seg-
ment finding and fitting unit to the sorting unit in order to distribute the tracklet
candidate parameters to the CPUs. Thus, fit parameters of the lower channels
of the tracklet candidates are read from the FRF. They are stored in four latches
which are gated by the acquisition controller’s output gating flag. Subsequently,
the address to the FRF is incremented. So the parameters of the upper channels
of the tracklet candidates are available in parallel to those stored in the latches.
Each CPU incorporates a multiplexer to select the parameters out of its tracklet
candidate. For test purposes the sorting unit can be bypassed and an arbitrary
address can be defined to read the FRF entry.
3.9 CPUs
The four TRAP CPUs are designed in a Harvard architecture with separated
data and instruction memory. There is an individual instruction memory block
for each CPU while the data memory is implemented as a common device with
four independent ports (see fig. 3.10).
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Figure 3.10: CPUs’ data and control flow
Since both the data and the instruction flows of the CPUs are independent,
the four CPUs represent a Multiple Instruction Multiple Data (MIMD) processor
[fl0]. For the instruction memories (IMEM) a single ported 4096×30 bits design
by Virtual Silicon Technology Inc. has been chosen. Each instruction word con-
tains 24 functional bits plus six redundancy bits. The quad-ported data memory
(DMEM) has been developed as a microelectronic full custom design of the size of
1024×39 bits. Each data word contains 32 functional bits plus seven redundancy
bits. Therefore the hamming distance of the instruction and the data code set
is four. Because this allows to correct one bit errors and to detect up to two bit
errors, the radiation hardness of the CPUs is improved.
The CPUs are designed with a RISC instruction set, which affords to use a
two stage pipeline at an operation frequency of 120 MHz. The small pipeline
depth avoids data dependencies in the instruction code, which is useful as the
programs, which have to be executed, are quite short.
Each CPU can read the fit parameter registers of the tracklet candidate it
has been assigned to. It possesses 16 private registers and accesses 16 additional
global registers, which can be used for a fast data exchange in between the CPUs.
For communication with other devices on the chip the CPUs are connected to a
private input/output bus (e.g. event buffer read access or transactions to readout
network interface) and the global input/output bus (see section 3.4). In order to
start the CPUs with instruction code which is suitable for a given state of the chip
(e.g. tracklet processing, raw data readout) there is an interrupt handler which
sets the program counter of the CPUs to an appropriate start address which is
defined in the interrupt vector table.
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3.10 Readout Network Interface
The readout network interface of the TRAP chip is designed to merge data
streams of up to four external input sources and those from the four internal
CPUs [rs0]. The resulting data stream is forwarded to one external output des-
tination (see fig. 3.11).
Figure 3.11: structure of the Readout Network Interface
The network interface operates in two modi. For tracklet transmission it is
important to ship data as fast as possible. Thus, the tracklet words are sent
directly to the output multiplexers of the interface module. All incoming data is
buffered in the First-In First-Out Memories (FIFOs). In order to speed up data
forwarding a FIFO is bypassed if it is empty and no data is contributed from
the CPUs (Merger Functionality). The buffering is necessary because there is no
handshaking procedure between the ports of two chips in tracklet mode.
In raw data readout mode the amount of data is larger and timing is not that
tight. Consequently, some handshaking protocol is performed between the ports
of connected chips. In this mode the FIFOs are used to buffer the data coming
from the on-chip CPUs. In order to save power, this makes it possible to switch
off the CPUs during major parts of the readout while the FIFOs of the network
interfaces of all TRAP chips in readout tree are flushed (see section 2.7).
While the CPUs’ data word width is 32 bits, the network interface works
with words of the width of 16 bits only. Therefore buffers are placed at the
input ports of the CPUs to the interface module. This makes it possible to split
each incoming word in two successive half words. To improve utilization of the
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TRAP’s input/output pins the internal 16-bit words of the interface module are
split again in two 8-bit words which are transmitted on each of the clock edges.
At last, the external communication between two network interfaces is performed
on a data bus of the width of 8 bits plus a parity bit and a spare bit, one control
and one clock/strobe signal at a frequency of 120 MHz Double Data Rate (DDR).
4Event Acquisition and Readout
4.1 Functional Overview
Figure 4.1: timing of the data acquisition
While analog-to-digital conversion and signal filtering within the TRAP chip
are continuously active, data acquisition and readout are event oriented. The
event data is stored in the event buffer, which incorporates one 11 × 64 bits
memory for each of the 21 input channels. One data word contains 10-bit ADC
data and one parity bit. It can be accessed by the CPUs for test purposes. In
addition it is checked continuously in parallel to each read access. The results
are monitored in parity violation counters.
For the purpose of zero suppression, the event buffer has been amended by a
set of indicator bits. They are used to mark those data words, which are supposed
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to be transmitted in case of a raw data readout (see section 4.3). The indicators
as well as the event buffer memories are accessible for reading by the CPU’s
private input/output bus. The CPUs compile the data to the actual readout
stream, which is transmitted via the network interface (see section 4.2). For test
purposes it is copied to the local data memory, where it is visible for the SCSN
slave as well.
The timing of the data acquisition is controlled by various configuration set-
tings. In Figure 4.1, there are two time axes. Event timing refers to the primary
physical reaction, acquisition timing to the corresponding activity of the TRAP
chip. The shift between event and acquisition timing is caused by the delay of
the pre-trigger signal and some delay of the GSM which is due to the decoding of
the pre-trigger signal and the synchronization of the acquisition to the sampling
clock of the chip. The additional acquisition delay parameter is typically set to
zero. In order not to loose data, the data is delayed by the front-end electronics
to balance the delay of the acquisition machinery (see table 4.1).
PASA signal rise time 70 ns
ADC pipeline delay 130 to 140 ns
programmable input shift register 100 to 600 ns
crosstalk filter shift register 0 or 200 ns
Table 4.1: data delay contributions
sample content start [ns] duration [ns]
baseline (pre-sample) 0 100
amplification region peak 100 200
drift time 300 2000
signal decay (post-samples) 2300 0 to 700
Table 4.2: typical data content
The duration of the data taking phase is adjusted according to the data con-
tent (see table 4.2) as well as the activity of the larger charge accumulator (Q(1)).
The start and end of the preprocessor operation are aligned to the drift time. The
second charge accumulator (Q(0)) can be adjusted to that part of the drift time,
where the signal is dominated by transition radiation photons in case of electrons
to improve particle identification. At last, the response time to the GSM is set
one cycle in advance to the end of preprocessor activity to avoid loss of time in
tracklet processing between preprocessor and CPU operation.
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4.2 Data Transmission
The data transmission consists of several steps. At first, the data, which has to
be transferred, is determined by the usage of the data indicator bits (see 4.3).
Then, data is read from the event buffer, combined to a series of 32 bit words
and finally sent to the readout network interface.
The readout is performed by all four CPUs in parallel. There is a unique
assignment of the CPUs to the 21 channels of the event buffer (see table 4.3).
CPU 0 to 2 compile data out of five channels while CPU 3 takes care of the data
of six channels. The streams from the four CPUs are buffered in the FIFOs of
the network interface and merged afterwards. The order corresponds to the CPU
number.
CPU number channels
0 0 to 4
1 5 to 9
2 10 to 14
3 15 to 20
Table 4.3: assignment of CPUs to event buffer channels
The indicator bits di,t are grouped in two 32-bit data words per channel.
Typically, only one of them is used, since there are not more than 30 samples per
event which can easily be stored in one half of the event buffer memories:
Di = di31...d
i
2d
i
1d
i
0 (4.1)
Because the data is structured channel-wise, a first reduction of the data is
achieved by the selection of the channels ci which are actually transmitted:
ci =
31⊕
t=0
dit ⇐⇒ ci =
{
1 = TRUE if Di 6= 0
0 = FALSE otherwise
(4.2)
The CPUs determine their channel indicators and store it to global regis-
ters. Hence, they are accessible to CPU 0, which combines them to the channel
transmission mask:
C i = c20...c2c1c0 (4.3)
The first 32-bit word, which is transmitted by CPU 0 is the channel transmis-
sion mask plus some extra bits to prevent it to be equal to the end marker. Next,
the CPUs send the information of the marked channels to the network interface.
Each channel block starts with the sample transmission mask (eqn. 4.1), which is
also slightly modified to be unequal to the end marker. Then, the marked data
is shipped in the order of the time bins. One 32-bit word within the data stream
contains three ADC values plus two extra bits. Finally, the raw data end marker
is sent. The whole data sequence out of one TRAP chip is shown in table 4.4.
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data word format annotation
once per chip
chip header {ci}i 1110 {I i}i {ci}20≤i≤0
channel mask
{I i}6≤i≤0
chip identification
for all channel of a chip
channel header {dij}j 11 {dij}29≤j≤0
sample mask of
channel i
for all samples of a channel
sample data {einj+2,l}l{einj+1,l}l{einj ,l}l p1p0 {einj ,l}9≤l≤0
value in time bin j
of channel i
p1p0
alternating = 01
or = 10, starting
with 01
once per stream
end marker {0}
Table 4.4: raw data stream format
4.3 Zero Suppression
To optimize the usage of mass storage and to keep the readout time low, the data
is compressed. The main idea is not to transmit data which contains variations
around the baseline only (’zero’).
The compression is based on a set of indicator bits (see section 4.2), one for
each sample. These indicators of channel i in time bin j are set due to various
criteria:
maximality Z
0,i
j =
{
0 if eij ≥ ei−1j and eij ≥ ei+1j
1 otherwise
(4.4)
triplet threshold Z
1,i
j =
{
0 if ei−1j + e
i
j + e
i+1
j ≥ T tripletI
1 otherwise
(4.5)
single threshold Z
2,i
j =
{
0 if eij ≥ T singleI
1 otherwise
(4.6)
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The actual indicator is a configurable combination of those criteria:
d˜ij = LUTI
(
{Zb,ij }2≥b≥0
)
(4.7)
Finally, it is possible to take the evaluation of neighbor channels into account:
dij =
{
d˜i−1j ∧ d˜ij ∧ d˜i+1j with neighbor sensitivity
d˜ij otherwise
(4.8)
This provides a lot of flexibility for future optimization after some experi-
ence with the real system. At present, two compression strategies have been
investigated, single sample threshold zero suppression and cluster transmission.
The compression ratio of the classical zero suppression as a function of the
single sample threshold is shown in figure 4.2. The threshold is corrected for
the baseline. The compression estimation is based on simulated events (ALI-
ROOT) with different levels of detector occupancy between 25 % (dN
dy
= 2000)
and 100 % (dN
dy
= 8000). The data is disturbed artificially with noise with a RMS
of 1.0 ADC Counts. One can see, that the transmitted data volume decreases
dramatically around the baseline. At thresholds beyond 3 ADC Counts relative
to the baseline, the main benefit of this compression strategy is reached. This is
far away from the most propable value of minimum ionizing particles, which is
about 40 ADC Counts, summed over all channels affected.
At threshold values below the baseline (”black event”), the coding overhead
due to the indicator word transmission is visible by a compression ratio of about
110 % in comparison to the transmission of the raw data only.
Alternatively, the transmission of data, which satisfies cluster criteria has been
analyzed (fig. 4.3). This means, that samples at local maxima and their neighbors
will be transmitted, if their sum is above the give triplet threshold. Since the
threshold is compared with sample triplets, the decrement of the compression
ratio is slower than in the example above. The main benefit of this compression
strategy is expected at threshold values beyond 4 ADC Counts above the baseline.
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Figure 4.2: compression ratio in case of a single threshold criterion
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Figure 4.3: compression ratio in case of cluster transmission
5Digital Filter
5.1 Functional Overview
Figure 5.1: data flow through the five stages of the TRAP’s digital filter
The digital filter of the TRAP chip is organized channel-wise (see section 3.6).
Within each channel there are five different functional blocks (see fig. 5.1). The
input data is provided by the TRAP ADCs or by the event buffer in case of
internal filter testing. The data word width is enlarged from 10 bits to 12 bits
within the first filter stage. The two bits are added behind the decimal point in
order to keep the filter’s rounding errors below one ADC Count in worst case.
The filtered data is distributed to the preprocessor for particle tracking and to
the event buffer for event data acquisition.
The filter is designed according to the signal generation process of the TRD
[mg0, p. 23]. The gas of a chamber is ionized by either a charged particle which
is passing by or by the absorption of a transition radiation photon. Due to a
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homogeneous electric field inside the drift region of a chamber, the ionization
electrons drift into the amplification region with a constant velocity. The drift
distance is mapped to the arrival time of the cluster.
The amplification region incorporates a series of cylindric electric fields along
the anode wires. While the electrons drift towards that wire, they are accelerated
by the increasing electric field. Due to the energy increment this leads to a cas-
cade of electrons encountering the anode wire. This effect amplifies the moving
charge by a factor of ∼ 4000. The electrons are leaving the amplification region
fast via the anode wire while the remaining gas ions drift slowly. The signal is
derived from the charges which are induced on cathode pads next to the anode
wire. The response of the system is strongly asymmetric with respect to the tem-
poral behavior. The signal increment, which is in the range of some nanoseconds,
is determined by the drift velocity of the electrons. The signal decay is domi-
nated by the velocity of the ions. It can be approximated by the sum of several
exponentials. The temporal behavior of the amplification process is discussed in
section 5.5.
The cathode pads have been designed such that a maximum of three pads
per pad row is involved in the detection of a cluster. The charge sharing of the
pads is described by the pad response function. Since the length of a pad (≈
8 cm) is relatively large compared to its width (≈ 7 mm) or the thickness of the
drift region (30 mm), the z dimension can be neglected and the discussion can
be reduced to that of a two-dimensional data matrix per event. The remaining
dimensions are the drift time, which corresponds to the distance of the original
cluster to the amplification region, and the pad numbering within a pad row.
The combination of the cathode pads with the ribbon cable, which connects
18 of them to a PASA chip (see section 2.7), leads to a capacitive coupling of
adjacent detector channels. The crosstalk is described in section 5.6.
The charge signals are measured by the PASA chip in combination with the
TRAP ADCs. For analog signal processing, the signal is biased to some pedestal
value. Since the pedestal varies from channel to channel, its correction is foreseen
(see section 5.3). The linear amplification of the signal differs from channel to
channel, too. To achieve a locally constant gain factor, another correction has
to be performed (see section 5.4). Finally, there is a small common nonlinear
contribution to the amplification. Its correction is discussed in section 5.2.
The complete signal path from a charge cluster to the digital front-end elec-
tronics is described by the operation A:
A = FNonlin ◦ FGain ◦ FPed ◦ FXtalk ◦GPRF ◦ FTail (5.1)
All operators but FNonlin are linear and translation invariant with respect
to the sampling time. They can be exchanged arbitrary with one boundary
condition: FGain and FPed cannot be exchanged with FXtalk or GPRF because they
are not translation invariant with respect to the pad dimension while FXtalk and
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GPRF cover more than one pad. Thus, equation 5.1 can be modified to:
A = FNonlin ◦ FPed ◦ FGain ◦ FTail ◦ FXtalk ◦GPRF (5.2)
The only contribution to A which is of interest is GPRF: Since the detector
occupancy is low, the clusters along the tracks of different particles can be as-
sumed to be isolated in pad direction. Accordingly the charge sharing of adjacent
pads is used to determine the position of clusters with a sub-pad resolution.
All other operators represent undesirable correlations of the signal in time
(FTail, Xtalk), inhomogeneities within the signal path (FPed, FGain) or deviations
of the common system from the aimed linear behavior (FNonlin). It is the task of
the digital filter D to keep those influences as low as possible:
D ◦ A = GPRF (5.3)
⇐⇒ D = F−1Xtalk ◦ F−1Tail ◦ F−1Gain ◦ F−1Ped ◦ F−1Nonlin (5.4)
The five inverse operators occurring in equation 5.4 are represented by the
five separate filter stages.
5.2 Nonlinearity Correction
Figure 5.2: structure of the nonlinearity correction filter
Each part of the signal chain contributes to an overall nonlinearity. These are
especially the gas amplification, the amplification of the PASA and the conversion
within the ADCs. Because the contribution of the electronics is systematic and
dominates the total nonlinearity, it can be corrected by a common correction
look-up table:
O(t) = I(t) +
1
4
· LUTNL
(⌊
I(t)
16
⌋)
(5.5)
This implies, that there is a unique mapping between ideally linear distributed
signal amplitudes and the disturbed signal amplitudes. Since the correction is
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expected to change slowly with respect to the signal amplitude, a common de-
viation is hold for groups of 16 ADC values only. The filter input data is 10
bits wide while the width of the output data is 12 bits. The two bits are added
behind the decimal point. They correspond to the lower two bits of the entries
of the correction look-up table. The width of the entries of the look-up table is
restricted to 6 bits. This defines the maximum correction:
LUTNL
(
I(t)
16
)
∈
[
0,
26 − 1
4
]
≡ [0, 15.75] ∀ I(t) (5.6)
First upper estimates of the nonlinearity were in the range of four to five
ADC Counts, which is easily covered by the present implementation of the look-
up table. Figure 5.2 shows the structure of the nonlinearity correction filter.
The filter output is connected to a multiplexer in order to have the opportunity
to bypass its calculus. The calibration of the correction look-up table is discussed
in section 7.1.
5.3 Pedestal Correction
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Figure 5.3: baseline distribution of one readout board
The amplification process of the PASA shifts the signal to a pedestal value,
which is changing slowly in time and varies strongly from channel to channel (see
fig. 5.3). To prevent undershoots it is desirable to have a small and well defined
baseline value. To reach that a configurable pedestal value has to be added
and the actual baseline needs to be determined and subtracted. A recursive
filter of first order has been implemented to fulfill this task. On the right hand
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Figure 5.4: structure of the pedestal correction filter
side in figure 5.4, the circuits for the pedestal determination are outlined. The
register contains the estimated pedestal Pest scaled by a factor of 2
κi . Its recursion
equation can be read from the structure:
Pest(t+∆t) = 2
−κi · I(t) + (1− 2−κi) · Pest(t) (5.7)
The sampling time is given by ∆t. The difference of the relaxation constant
(1− 2−κi) from one is given by the same number as the ratio of the estimated
pedestal and the corresponding register entry, 2−κi . Thus, the corresponding
multiplier can be implemented as a bit shifter, which reduces the number of
gates involved to zero. The filter can be operated using one out of four time
constants. This corresponds to four different scaling units 2−κi whose output can
be selected by a configurable multiplexer.
A given constant (P0, see section 7.2) is added to the input data, the inter-
mediate result is represented with an additional bit to prevent overflows. Subse-
quently, the estimated pedestal is subtracted. Finally, there is an output multi-
plexer which can be used to bypass the pedestal correction filter.
The impulse response of the pedestal estimation is given by:
P ′est(t) = 2
−κi · (1− 2−κi)t−∆t · 1t>∆t (5.8)
Neglecting the addition of an arbitrary constant value, the impulse response
of the filter can be described like:
fPed(t) = δt − P ′est(t) (5.9)
With ξ = − log (1−2
−κi )
∆t
, its frequency response has the following form:
f˜Ped(ω) = 1− e−iω∆t 2
−κi
ξ + iω
(5.10)
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Figure 5.5: absolute value of the transfer function of the pedestal correction filter
at the four available settings
Since 2−κi ¿ 1, it is possible to approximate ξ ≈ 2−κi
∆t
. Introducing the
sampling frequency ν0 =
1
∆t
, equation 5.10 can be modified to:
f˜Ped(ω) = 1− e−iω∆t 1
1 + iω
2−κi ·ν0
(5.11)
The phase factor e−iω∆t is close to one for lower frequencies ω ¿ 2piν0. It
can be neglected in general, since the second term vanishes for higher frequencies
ω À 2piν0 · 2−κi . The final form of the frequency response is given by:
fˆPed(ν) = 1− 1
1 + 2pii ν
2−κi ·ν0
(5.12)
It is shown in figure 5.5. This is a low-pass filter which can be characterized
by the cut-off frequency ν¯i at which the attenuation is |fˆPed(ν¯i)| = 12 :
ν¯i = ν0 · 1
2pi
√
3
· 2−κi (5.13)
The four available settings of the filter dynamics are implemented according
to table 5.1.
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i κi ν¯i[Hz] τi =
1
ν¯i
[ms]
0 13 112.2 8.9
1 16 14.02 71.3
2 19 1.75 570.6
3 23 0.11 9129.2
Table 5.1: pedestal correction filter characteristics
5.4 Gain Correction
The gain of the system is determined by the gas amplification, the amplification
of the PASA chip and the conversion gain of the ADCs. Each of those steps
shows some channel to channel variation: The gas gain changes with various
parameters like temperature, pressure, distance from anode wire to cathode pads
and the anode wire radius. The gain variation of the electronics is caused by
variations related to the production process. Because the ratio of the signal in
adjacent channels is used for position and track calculations, the total gain needs
to be constant for all channel of a TRAP chip. Therefore, it is sufficient to
balance the gain locally. The spread within the domain of one MCM is expected
to be below ±10%. The equalization is performed by digitally scaling of each
individual channel (see fig. 5.6).
Figure 5.6: structure of the gain correction filter
The scaling factor is given as a fixed point number with 11 bits after the
decimal point. Its dynamic range covers values of g ∈ [1− 2−3, 1+2−3). Because
the gain correction is performed after the pedestal correction, the given pedestal
is multiplied by the correction factor, too. To compensate that, another adder
has been implemented. The output of the gain correction filter can be bypassed
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by another multiplexer.
The gain correction filter is located after the pedestal correction filter, because
it is calibrated by observation of the amplitude spectrum and therefore the signals
have to refer to a common baseline. For the iterative calibration procedure, the
corrected signal values are compared with two thresholds TA and TB. At last, the
number of occurances of values in the intervals [TA, TB) and [TB, 2
10) is counted
to estimate the amplitude distribution. The calibration algorithm is executed
oﬄine. It is discussed in section 7.3.
5.5 Tail Cancellation
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Figure 5.7: visible temporal response of the gas amplification
The first amplification step of the signal is gas amplification (see 5.1) with
a quite high gain factor in the range of 4000. Unfortunately the amplification
process shows a temporal behavior: While the rise time is in the nanoseconds
range, the fall time is in the range of microseconds. It can be described by the
sum of exponential functions, whose slowest is already suppressed by a first order
pole/zero circuit within the PASA (see 2.7). The remaining contribution to the
tail is in the lower microseconds range, it is shown in figure 5.7. It is known
from previous analysis [mg0, p. 37], that it can be sufficiently approximated by
an attempt using two exponential functions. In general the impulse response g(t)
looks like:
g(t) = 1t≥0 ·
N∑
n=1
αne
−ηnt +RN(t) (5.14)
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Figure 5.8: impulse response function
of the tail cancellation filter
Figure 5.9: absolute value of the trans-
fer function of the tail cancellation filter
Neglecting RN(t), a discrete, recursive representation of the tail generation
process has the following form:
Ogen(t) =
N∑
n=1
rn(t) (5.15)
with rn(t) = αn · Igen(t) + λn · rn(t−∆t) ∀ n (5.16)
Here, the decay factors λn = e
−ηn∆t at the sampling time ∆t are used. Since
the dynamic range before and after the isolated tail generation is considered to
by the same, a normalization of the weight parameters is chosen such that the
amplitude of the primary peak is conserved:
N∑
n=1
αn = 1 (5.17)
To construct the tail cancellation filter, the tail generation process is inverted.
Inserting equation 5.16 in 5.15 and resolving for igen(t) leads to:
Ogen(t) =
N∑
n=1
(
αn · Igen(t) + λn · rn(t−∆t)
)
(5.18)
⇐⇒ Ogen(t) = Igen(t) ·
N∑
n=1
αn +
N∑
n=1
(
λn · rn(t−∆t)
)
(5.19)
⇐⇒ Igen(t) ·
N∑
n=1
αn = Ogen(t)−
N∑
n=1
(
λn · rn(t−∆t)
)
(5.20)
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Figure 5.10: structure of the tail cancellation filter
With equation 5.17 and the substitutions Igen(t)→ OTail(t), Ogen(t)→ ITail(t)
the final description of the tail cancellation filter is given by:
OTail(t) = ITail(t)−
N∑
n=1
(
λn · rn(t−∆t)
)
(5.21)
The construction shows that it is the inverse of the tail generation filter.
The output is given by the input minus the tail. It is reconstructed from the
signal history, which is stored in a series of memory elements rn(t). Thus, it
is a recursive filter, too, whose number of memory elements corresponds to the
number of exponential functions, which are needed to approximate the visible
tail. In the present implementation, an attempt with two exponential functions
has been used. The impulse response function is shown in figure 5.8, the absolute
value of the corresponding transfer function in figure 5.9. The two time constants
of the visible tail can easily be seen in the double logarithmic display.
The actual implementation of the filter is shown in figure 5.10. In the upper
left corner the subtracter can be seen, which subtracts the expected tail from
the input value. The result is distributed to the filter’s output multiplexer which
enables bypass functionality. According to equation 5.21, the expected tail is
equal to the sum of the two memory elements rn(t). The multipliers λn have been
moved before the actual registers because this does not change the calculus and
the register entries are smaller. This relaxes timing and decreases the probability
of saturation of the registers since they are protected against overflows.
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The central parts of the filter are the two recursive units as described by
equation 5.16. Each of them consists of a register rn(t), a multiplier for the
signal decay, an adder and a multiplier for its weighted stimulation. Since the
order of magnitude of the two decay constants is known [mg0, p. 42], the dynamic
range, in which they can be chosen, is reduced. So, a couple of bits of the decay
constants are fixed. This lowers the number of gates, which are spent for the
corresponding multipliers. The decay constant of the slower exponential function
can be chosen in the range of λL ∈ [0.75, 1), that of the faster one in the range of
λS ∈ [0.25, 0.5) with a granularity of 2−11. Because of the same arguments, the
weight of the stimulus of the slower recursive unit is restricted to αL ∈ [0, 0.5).
Using equation 5.17 it follows, that
Igen(t) · αS = Igen(t) · (1− αL) = Igen(t)− Igen(t) · αL (5.22)
Consequently, the multiplier for the weighted stimulation of the faster unit
has been replaced by a subtracter with a relatively small expense of gates.
Figures 5.7, 5.8 and 5.9 are based on an example parameter set to illustrate
the basic behavior of the tail cancellation filter. Since the dynamic behavior
of the tail generation varies with environmental influences as well as geometri-
cal inhomogeneities from chamber to chamber, a calibration process has been
established. It is discussed in section 7.4.
5.6 Crosstalk Suppression
The signal of adjacent cathode pads are not independent from each other. First,
there is some position-dependent correlation due to charge sharing which is used
for position calculation with sub-pad resolution. Second, there is capacitative
coupling of neighboring pads including their connectivity to the PASA chip. The
fluctuations in the coupled pads reach amplitudes in the percent range. Their
temporal behavior is shown in figure 5.11. It can be described as the slow deriva-
tive of the initial signal in the neighboring pads [xt0]. Since the frequency com-
ponents above the Nyquist frequency cannot be neglected, the discrete crosstalk
generation operator is not well defined. Therefore, an average of the signal with
respect to the phase between sampling and the initial pulse is taken into account.
The average crosstalk generation is described by a two-dimensional filter ma-
trix. Since only next neighbors are taken into account, the width in pad direction
can be restricted to three. The length in time direction depends on the typical
signal shape which is being taken into account for the averaging process. It has
been shown, that in case of the TRD signals, a length of five samples is sufficient
[mg0, p. 50].
The crosstalk suppression is based on the application of another two-dimensional
filter matrix on the incoming signals. It is an approximation of the inverse ma-
trix to that of the crosstalk generation process. The calibration process for its
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Figure 5.11: signal shape in a pulsed
channel and induced signal shape in an
adjacent channel
Figure 5.12: frequency spectrum of the
signal induced by a pulse to a neigh-
boring channel
Figure 5.13: signal shape in a pulsed
channel with crosstalk before and after
the crosstalk suppression filter
Figure 5.14: signal shape in a neighbor
channel with crosstalk before and after
the crosstalk suppression filter
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entries is described in section 7.5. Though it is impossible to correct for crosstalk
exactly, it can be suppressed slightly in amplitude [mg0, p. 51].
After the application of the filter to a series of input signals with various
phases between initial pulse and sampling clock, the average response of the
system of crosstalk generation, sampling and crosstalk suppression filter can be
constructed. The comparison of the central peak before and after the filter is
shown in figure 5.13, the signal shape in the neighbor channel in figure 5.14. The
second order disturbances in the channels which are more than one apart are
below 0.6 % with respect to the peak amplitude and can be neglected.
M−2 0 M−2
M−1 0 M−1
M0 1 M0
M+1 0 M+1
M+2 0 M+2
Table 5.2: entries of the crosstalk suppression filter matrix
In order to save gate resources the choice of the entries of the filter matrix is
restricted (see tab. 5.2).
O(ρ, t) = (I ∗M) (ρ, t) =
∑
ξ∈[−1,1]
∑
s∈[−2,2]
I(ρ− ξ, t− s) ·M(ξ, s) (5.23)
The convolution of the signal with the filter matrix can be separated into
three contributions:
O(ρ, t) =
∑
s
I(ρ+ 1, t− s) ·M(−1, s)
+
∑
s
I(ρ+ 0, t− s) ·M(0, s)
+
∑
s
I(ρ− 1, t− s) ·M(+1, s) (5.24)
The weight parameters of the central column are set to constant values. The
center of this column is set to one, all other entries to zero. This represents the
identity operation:
O(ρ, t) = I(ρ, t) +
∑
s
I(ρ+ 1, t− s) ·M(−1, s)
+
∑
s
I(ρ− 1, t− s) ·M(+1, s) (5.25)
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Figure 5.15: structure of the crosstalk suppression filter
Since the deviation is relatively small, it is sufficient to support first order
corrections only. Thus the only free parameters are the weights of the marginal
columns. Due to the symmetry of the matrix there are only five of them:
M(ξ, s) =M(−ξ, s) ∀ s (5.26)
Figure 5.15 shows the implementation of the convolution with the filter ma-
trix. In order to access the incoming signal of the last five time bins, a shift
register is used. Four values are taken from its memory units, while the first one
is derived from the input directly. Because a real filter has to be causal and there
are non-zero coefficients assigned to the ’future’ of the signal, the time reference
is shifted by two clock cycles. Therefore, the central signal values which are
weighted with one are derived from the output of the second memory unit. This
is the central input to the lower adder.
In order to save further gate resources, equation 5.25 can be transformed to:
O(ρ, t) = I(ρ, t) + C(ρ− 1, t) + C(ρ+ 1, t) (5.27)
The correction additives
C(ρ, t) =
∑
s
I(ρ, t− s) ·M(+1, s) (5.28)
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can be used for both neighbor channels O(ρ± 1, t). These are the two other
inputs from the neighbor modules of the filter to the adder next to the output
port. Its own contribution to the correction of the adjacent channels is computed
according to the part on the right hand side of figure 5.15. The outputs of the
memory units as well as the filter’s input are weighted by the matrix entries
M(±1, s) =Ms and added to gain C(ρ, t) and distribute it to the neighbors. The
weights can be adjusted in the range of Mi ∈ [−0.125, 0.125) with a granularity
of 2−10: On the output port there is another multiplexer to have the possibility
to bypass the filter.
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6Local Tracking
6.1 Overview
It is one of the main tasks of the TRAP chip to provide a local parameterization
of particle tracks. Figure 6.1 shows a typical data matrix which is acquired during
an event. The horizontal axis correspond to 21 adjacent detector channels whose
charge signals have been amplified by several PASA chips. They are sampled at
frequency of 10 MHz. Due to the charge drift within the detector the temporal
behavior of the signal corresponds to the distance of the charge cluster to the
amplification region (see section 2.3). This is represented by the vertical axis.
The signal amplitudes are color encoded.
Locally, the track segments (tracklets) can be sufficiently approximated by a
straight line model. It is determined by two parameters:
y = ϑ · x+ yˆ (6.1)
Here, the tuple (x, y) represents the position of a cluster on the tracklet. x is
the time coordinate while y corresponds to the pad position. Since the slope is
expected to be quite low, it is sufficient to consider the following error measure
of the fit:
χ2 =
1
σ2y
·
(
y − (ϑ · x+ yˆ)
)2
(6.2)
Here, σy is the mean error of the pad position. A minimization of equation
6.2 with respect to ϑ and yˆ leads to:
slope ϑ =
xy − x · y
x2 − x2 (6.3)
offset yˆ =
x2 · y − x · xy
x2 − x2 (6.4)
Finally, to estimate the fit error, equation 6.2 is transformed to:
σ2yχ
2 = (y − y)2 −
(
(x− x)(y − y)
)2
(x− x)2 (6.5)
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Figure 6.1: example event
σ2y is unknown, but it is independent from the measurement. Thus, σ
2
yχ
2 is
used instead of χ2 as a non-normalized error measure. The mean is calculate over
all detected clusters N . In order to calculate the quantities introduced above,
the following sums have to be built:
X =
N∑
n=1
xn, Y =
N∑
n=1
yn, XY =
N∑
n=1
xnyn
X2 =
N∑
n=1
x2n, Y
2 =
N∑
n=1
y2n (6.6)
Hence, equations 6.3 to 6.5 change to:
ϑ =
N ·XY −X · Y
N ·X2 −X ·X (6.7)
yˆ =
X2 · Y −X ·XY
N ·X2 −X ·X (6.8)
σ2yχ
2 = N · Y 2 − Y · Y − (N ·XY −X · Y )
2
N ·X2 −X ·X (6.9)
6.2. CHANNEL-WISE TRACK SEGMENT FITTING 57
It is the task of the TRAP chip to calculate and ship the fit parameters ϑ and
yˆ. In order to keep the time to the trigger decision as low as possible, the error
measure σ2yχ
2 is calculated for test purposes only.
Because the trigger is based on the search for high energetic electron-positron
pairs, those particles have to be separated from pion background. A criterion is
the mean charge per cluster, which contains direct ionization of the gas by the
particle and the charges due to the conversion of transition radiation photons in
case of electrons (see section 2.3). Therefore, an additional quantity is calculated
by the TRAP chips:
Q
N
=
1
N
·
N∑
n=1
qn (6.10)
qn is the charge of the nth cluster, which is calculated by accumulating the
charges of adjacent detector channels around the hits. With the input signals
i(ρ, t), this is described by:
qn = I(bync − 1, xn) + I(bync, xn) + I(bync+ 1, xn) (6.11)
The TRAP chip is able to fit up to four tracklet, which corresponds to the
maximum number of tracklets, that can be detected without interfering each
other in the observed part of the detector. The fitting process is separated into
two steps:
 Accumulation of the Sums (Eqn. 6.6, 6.10)
This is performed by a specialized module, the tracklet preprocessor. Ac-
cording to the readout of the detector, the clusters are detected sequentially
by the electronics and the accumulation takes place sequentially, too. It is
discussed in section 6.2.
 Calculation of the Fit Parameters (Eqn. 6.7, 6.8, 6.10)
This is accomplish by the four CPUs. They are started after the data
acquisition in order to save power and not to disturb the measurement
by coupling of higher digital noise due to their higher operation frequency
(section 6.3).
6.2 Channel-wise Track Segment Fitting
The first step of tracklet fitting is the accumulation of the fit sums (eqn. 6.6,
6.10) and is performed by the tracklet preprocessor. Because the trigger is based
on high energetic particles only, the tracklet fitting can be optimized for stiff
tracks, such that the hits of each tracklet are distributed over a maximum of two
adjacent channels. Consequently, the output of the TPP provides the hit sums of
those channel pairs to the CPUs, which contain tracklet information. A priori, it
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is unknown, to which channel pair the hits within a channel have to be assigned.
Thus, the fit sums are accumulated for each channel independently. It is the task
of the CPUs to combine them for the final parameter calculation.
Figure 6.2: structure of the tracklet preprocessor
The implementation of the TPP is outlined in figure 6.2. The 21 output
channels of the filter are processed by a hit detection unit first. A hit is a sample
of a cluster. Using the total charge of a hit candidate
h(ρ, t) = i(ρ− 1, t) + i(ρ, t) + i(ρ+ 1, t) (6.12)
a channel ρ will be recognized as the central channel of a hit, if two conditions
are fulfilled:
maximality i(ρ, t) ≥ i(ρ− 1, t)
i(ρ, t) > i(ρ+ 1, t)
minimum charge h(ρ, t) ≥ THit
The next step is to select up to four channels, which satisfy the hit require-
ments. The hit selection unit sorts the indicated channels with respect to their
hit charge (eqn. 6.12). The hit information of the four hit channels with the
largest hit charge is distributed to the four output ports of this unit. If there
are less than four hits per chip at a given clock cycle or time bin, some ports
are indicated to remain unused. The hit information of a channel incorporates
its channel number ρ, total hit charge h(ρ, t), its own value i(ρ, t) and that of its
neighbors i(ρ± 1, t).
The hit information is processed by four parallel arithmetic units. They up-
date the fit sums, which are stored in the Fit Register File (FRF). This is the
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Figure 6.3: structure of an arithmetic unit of the tracklet preprocessor
interface to the CPUs. Here, the channels of the tracklet candidates can be
accessed after the fitting process (see section 3.8).
An arithmetic unit transforms hit information to a local hit position (xn, yn)
and updates the fit sums according to equations 6.6 and 6.10. The data flow is
shown in figure 6.3. The channel number ρ is mapped to the FRF address. If
the regarded hit does not satisfy some quality criterion (eqn. 6.30), the address
will be set to an invalid value. In that case, the FRF entries are not affected by
any of the other ports of this arithmetic unit. Otherwise, the remaining ports
are used for a joint read-modify-write access on the given address.
The first port increases the number of hits of the addressed channel N by
one, the second port increases the accumulated tracklet charges Q(0/1) by the
total charge of the current hit. Two charges are accumulated in order to be
able to determine Q
N
in different segments of the tracklets. The remaining ports
increase the fit sums of X, X2, XY , Y and Y 2. For their increment, the local
hit position (xn, yn) is calculated. The first coordinate can be derived directly
from the time information, which is provided by the acquisition controller (see
sections 3.7, 3.8). It is implemented as a five bit value:
xn = t (6.13)
The second coordinate represents the shift of the hit relative to its central pad.
It is possible to calculate sub-pad resolution, because the hits are considered to
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be isolated and to show a well defined charge sharing between the involved pads.
As a first step, the baseline, which is defined by the filter functionality, has to be
subtracted from the values of the central channel and its neighbors:
L = i(ρ− 1, t)− CBaseline
C = i(ρ, t)− CBaseline
R = i(ρ+ 1, t)− CBaseline (6.14)
The relation between charge distribution and cluster positioning is given by
the Pad Response Function (PRF). It determines the relations between L, C and
R. A first estimate of the inverse operation is given by:
yestn =
1
2
· R− L
C
(6.15)
The relationship between real position and that quantity is unique, so there
exists a one-to-one transformation CPos between them:
CPos : y
est
n → yn (6.16)
Since the PRF is symmetric, it can be simplified to:
CPos : |yestn | → |yn| (6.17)
The deviation |yestn | − |yn| is always positive. Its calibration procedure is
discussed in section 7.6. Thus the second step is to calculate the quantity:
2 · |yestn | = ·
|R− L|
C
(6.18)
It is implemented using a fixed point representation of one bit before and
seven bits after the decimal point. Its correction is given by additives out of a
look-up table with 128 entries of five bits each:
|yn| = 1
2
· 2 · |yestn |+ LUTPC(|yestn |) (6.19)
The absolute value of the position is represented by a fixed point number with
eight bits after the decimal point. Finally, the positive values |yn| are transformed
to signed numbers, which adds another bit to their binary representation:
yn =
{
+|yn| if R ≥ L
−|yn| otherwise (6.20)
From this, the additives to the fit sums are derived. The width of the additives
and the corresponding sums is given in brackets:
XN [9] = XN−1 + xN [5] (6.21)
X2N [14] = X
2
N−1 + (xN · xN) [10] (6.22)
YN [14] = YN−1 + yN [9] (6.23)
Y 2N [21] = Y
2
N−1 + (yN · yN) [16] (6.24)
XYN [17] = XYN−1 + (xN · yN) [14] (6.25)
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Together with the previous quantities and hN = L+ C +R
Q
(0)
N [15] = Q
(1)
N−1 +
1
4
· hN [12] (6.26)
Q
(1)
N [16] = Q
(2)
N−1 +
1
4
· hN [12] (6.27)
N [5] = N − 1 + 1 [1] (6.28)
ADR [5] = ρ [5] (6.29)
they form the components of the FRF entry of one channel. They are update
in up to four channels per clock cycle. In order to recognize overlapping hits of
different tracklets, a quality criterion can be used to reject hits:
accept⇐⇒ L ·R
C2
< TQ (6.30)
Its calibration is discussed in section 7.7. Because the expense of gates of
multipliers is much less than that of dividers, the implementation corresponds to
the modified equation:
accept⇐⇒ L ·R < TQ · C · C (6.31)
The check can be bypassed, the threshold is adjustable in the range [0, 2−4)
with a granularity of 2−10.
6.3 Tracklet Assembly
After drift time, a selection of promising channel pairs has to be inspected by the
CPUs. The selection is performed by a specialized hardware which is included
into the preprocessors’FRF. Because there are 21 ADC channels per chip and
charge sharing is used for position determination, there are 19 channels left for
fitting within the preprocessor. Out of these 19 channels 18 pairs of adjacent
channels can be selected (see fig. 6.4).
The decision is taken on the basis of the number of hits in the channels of
such a pair. There is a minimum number of hits in the left channel as well as a
minimum number for the joint number of hits:
Ni ≥ TNLeft and Ni +Ni+1 ≥ TNTotal ∀ i ∈ [0, 17] (6.32)
Typically, the thresholds are set to NLeft = 1 and NTotal = 8, which corre-
sponds to a tracklet involving at least the left channel and having hits in 40 %
of the samples of both channels.
The channel pairs are sorted by their total number of hits. The four pairs
with the maximum number of hits which fulfill the criterion 6.32 are assigned as
tracklet candidates to the CPUs.
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Figure 6.4: channel assignment within the ALICE TRD front-end electronics
According to table 6.1, each CPU has direct register-like access to the fit
sums of its tracklet candidates. Because some of the quantities are stored as
fixed point values and the CPUs support integer operations only, the values are
represented by integers which have to be considered on a certain scale. All but
the accumulated charges allocate their own register address.
The contribution of CPUs to the tracking is separated into the following steps:
 avoidance of the submission of double tracklets
 merging of the fit sums of the channel pair
 calculation of the parameters offset, slope and electron probability
 transformation of the parameters to the coordinate system of the GTU
 application of a local cut on the slope
 composition of the parameters to a tracklet word and its transmission
Because the tracking of the TRAP chips is optimized for high energetic par-
ticles, the tracklets can be considered to be distributed over a maximum of two
channels. If a tracklet is distributed over more than one channel such that the
number of hits in the right channel are enough to build a stand-alone tracklet, two
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quantity scale CPU access width
i channels FRF[0] 5
Ni hits FRF[1] 5
Q
(0)
i ADC Counts FRF[2].Bit[14..0] 15
Q
(1)
i ADC Counts FRF[2].Bit[32..16] 16
Xi ∆t FRF[3] 9
X2i ∆t
2 FRF[4] 14
Yi 2
−8 ·WPad FRF[5] 14
XYi 2
−8 ·∆tWPad FRF[6] 17
Y 2i 2
−16 ·W 2Pad FRF[7] 21
i+ 1 channels FRF[8] 5
Ni+1 hits FRF[9] 5
Q
(0)
i+1 ADC Counts FRF[10].Bit[14..0] 15
Q
(1)
i+1 ADC Counts FRF[10].Bit[32..16] 16
Xi+1 ∆t FRF[11] 9
X2i+1 ∆t
2 FRF[12] 14
Yi+1 2
−8 ·WPad FRF[13] 14
XYi+1 2
−8 ·∆tWPad FRF[14] 17
Y 2i+1 2
−16 ·W 2Pad FRF[15] 21
Table 6.1: Fit Register File access of the CPUs
channel pairs will be assigned to the CPUs: One covering left and right channel
and the other one covering the right channel and its right neighbor. To handle
this, some communication between the CPUs is performed via their global reg-
isters. The numbers of the right channels are stored there, such that each CPU
compares these numbers from the other CPUs with its own left channel. In case
of matching channels, the tracklet candidate with the lower number of hits is
rejected.
CPUs with higher identification numbers are assigned to tracklet candidates
with lower number of hits. Since for the most part the rejected tracklet candi-
dates are assumed to be based on a subset of the hits of another candidate, the
procedure can be reduced. Each CPU compares its own tracklet candidate with
those of the CPUs with lower identification number and rejects its hit, if a match
occurs.
It is the next step to merge the fit sums of the two channels of a tracklet
candidate. Because the preprocessor calculates the hit position relative to the
involved channels, the coordinates of the right channel are transformed to coor-
dinates relative to the left channel:
(x, y)Channel i+1 −→ (x, y +WPad)Channel i (6.33)
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Accordingly, all sums based on the y coordinate are transformed:
YChannel i+1 −→
(
Y +WPad
)
Channel i
(6.34)
XYChannel i+1 −→
(
XY +X ·WPad
)
Channel i
(6.35)
Y 2Channel i+1 −→
(
Y 2 + 2 · Y ·WPad +W 2Pad
)
Channel i
(6.36)
So, the complete set of arithmetics for the fit sum merging is given by:
N = Ni +Ni+1 (6.37)
Q(0/1) = Q
(0/1)
i +Q
(0/1)
i+1 (6.38)
X = Xi +Xi+1 (6.39)
X2 = X2i +X
2
i+1 (6.40)
Y = Yi + Yi+1 +WPad (6.41)
XY = XYi +XYi+1 +Xi+1 ·WPad (6.42)
Y 2 = Y 2i + Y
2
i+1 + 2 · Yi+1 ·WPad +W 2Pad (6.43)
The next step is the calculation of offset and slope based on the merged fit
sums according to the equations 6.7, 6.8 and 6.10. In order to save processing
time, it is useful to calculate the division first:
Γ =
1
N ·X2 −X ·X (6.44)
Next, the nominators are determined:
Θ = N ·XY −X · Y (6.45)
Yˆ = X2 · Y −X ·XY (6.46)
Then, the final fit parameters are calculated:
ϑ = Θ · Γ (6.47)
yˆ = Yˆ · Γ + (i+ 1) (6.48)
The additive i to the offset transforms from the coordinate system relative
to the left channel of a tracklet candidate to a coordinate system relative to the
chip. Another 1 is added to avoid negative values. The electron probability is
calculated as a function of Q
N
, which is estimated by using one of the accumulated
charges:
Pelectron = Pelectron
(
Q(1)
N
)
(6.49)
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Now, the parameters are transformed to the local coordinate system of a stack,
which is used by the GTU:
ϑ˜ = m(ϑ) · ϑ+ c(ϑ) (6.50)
˜ˆy = m(yˆ) · yˆ + c(yˆ) (6.51)
The slope is scaled to the deflection length, which is the difference of the y
coordinates of the starting and end points of a tracklet. Further, it is matched
to the metric system of the GTU. The additive c(ϑ) contains the correction of the
Lorentz deflection within the chamber and a correction which is due to a slight
tilt of the pads relative to the orthogonal to the pad rows. The offset is matched
to the metric system of the GTU, too. The additive c(yˆ) represents the position
of a chip relative to the stack on which it is integrated.
At last, the submission of tracklets which are not stiff enough is suppressed.
Therefor the slope is compared to limit values which depend on the channel
number:
accept⇐⇒ Tmini < ϑ < Tmaxi (6.52)
The parameters of the CPU program (eqn. 6.49, 6.50, 6.51 and 6.52) are
discussed in more detail in section 7.8. The final track information is combined
to one 32 bit word:
parameter symbol granularity range bits
pad position ˜ˆy 160 µm [-643.2 mm, 643.2 mm] 13
deflection length ϑ˜ 140 µm [-8.8 mm, 8.8 mm] 7
pad row 1 [0, 15] 4
electron probability Pelectron 0.39 % [0, 1] 8
Table 6.2: Bit content of a tracklet word [jc0, p. 41]
It is sent to the readout network interface. In case of no tracklet transmission,
the tracklet end marker, a void tracklet word, is sent. Figure 6.5 illustrates the
implementation of the tracklet assembly in an actual assembler program, which
running on each of the four TRAP CPUs. The operations are mixed slightly in
order to reduce the run time.
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Figure 6.5: flow chart of the assembler implementation of the tracklet assembly
7Parameter Calibration
7.1 Nonlinearity Correction Filter
It is the task of the nonlinearity correction filter to correct common deviations
of the front-end electronics from an ideal linear behavior (section 5.2). The
transfer function tNL can be measured by the stimulation (s) in the well defined
environment of the MCM tester (see chapter 8):
tNL = tNL(s) (7.1)
The deviation from a linear behavior is rather low such that there exists a
global inverse function:
s = t−1NL
(
tNL(s)
)
(7.2)
It is approximated by a straight line:
t−1NL(i) = mNL · i+ cNL + rNL(i) (7.3)
While mNL is fixed to the result of the straight line fit, the offset cNL has to
be shifted such that:
rNL(i) ≥ 0 ∀ i (7.4)
This is necessary, because the arithmetics of the nonlinearity correction filter
is restricted to positive numbers.
Since the correction rNL(i) is slightly changing with respect to the input values
i, the filter is designed to work on the basis of a mean corrective for groups of 16
input values:
rNL(i) ≈ 1
4
· LUTNL
(⌊
i
16
⌋)
(7.5)
with LUTNL
(⌊
i
16
⌋)
= 4 ·
〈
rNL(j)
〉
b i16c≤j<b i16c+16
(7.6)
The entries of the look-up table are scaled by four because they contain two
bits behind the decimal point.
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7.2 Pedestal Correction Filter
The pedestal correction filter subtracts the individual pedestal in each of its input
channels and adds a common baseline value P0 (section 5.3). It has to be set such
that the effective pedestal P eff0 after the subsequent filter stages is equal to some
given number, which is necessary to prevent underflows due to baseline variations:
P eff0 = F
−1
Xtalk ◦ F−1Tail ◦F−1Gain
∣∣∣ P0︸ ︷︷ ︸
PG0
(7.7)
The gain correction filter contributes an additional constant component while
the effect of the last two filter stages corresponds to some scaling only:
P eff0 = f˜
−1
Xtalk(0) · f˜−1Tail(0) · PG0 (7.8)
⇐⇒ PG0 = f˜Xtalk(0) · f˜Tail(0) · P eff0 (7.9)
with the filters’ Fourier components at ω = 0:
f˜Tail(0) =
1
f˜−1Tail(0)
, f˜Xtalk(0) =
1
f˜−1Xtalk(0)
(7.10)
The model of the tail (section 5.5) is given by:
g(t) = 1t≥0 ·
(
αL · λtL + (1− αL) · λtS
)
(7.11)
Integration over time yields:
f˜Tail(0) =
∫
g(t) dt =
−αL
lnλL
− 1− αL
lnλS
(7.12)
The procedure to obtain the tail parameters αL, λL and λS is discussed in
section 7.4. The crosstalk suppression filter is represented by a finite filter mask
(section 5.6). Thus, the integration of the filter masks leads to:
f˜−1Xtalk(0) = 1 + 2 ·
5∑
i=1
Mi (7.13)
⇐⇒ f˜Xtalk(0) =
(
1 + 2 ·
5∑
i=1
Mi
)−1
(7.14)
The determination of the crosstalk suppression filter parametersMi is covered
by section 7.5. In order to be able to use the full dynamic range of the gain
correction filter (1± 1
8
), the actual baseline value of the pedestal correction filter
is set to:
P0 =
8
9
· PG0 (7.15)
If one of the filter stages, that have been taken into account above, is bypassed,
the corresponding factor has to be set to one. Especially if the gain correction
filter is inactive, equation 7.15 changes to P0 = P
G
0 .
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7.3 Gain Correction Filter
It is the goal of the gain correction filter to locally balance gain variations of the
sensor system. Therefore the input signals are scaled by some factor β which is
individual for each ADC channel. Its determination is described below. In order
to put the signal on the desired baseline, a matching corrective is added. In terms
of the symbols in section 7.2, the additive is calculated like:
PGain0 = P
G
0 − β · P0 (7.16)
The total gain of a channel is the combination of the sensor’s gain and the
gain correction factor:
β = βSensor · β (7.17)
To balance the gain locally, a gain measure is defined. It is based on the
scaling of the signal-related part of the amplitude spectrum by the gain.
Figure 7.1 shows five spectra which have been measured on the test stack (see
section 10) and include signals from cosmic radiation. Here, the detector gain is
approximately constant, while the signals are multiplied by the gain correction
filter by factors in the range of β ∈ [0.875, 1.125]. For these measurement, only
the pedestal and the gain correction filters were active. The baseline was set to
30, which corresponds to the dominant peak of the spectra. The scaling of the
spectra of the actual signals is strongly visible at values above 50. In that range,
the spectra can be approximated by a series of exponential functions. In the
following, only one exponential function has been considered for model building:
A(β, x) = 1x≥x0 · β · e−β·(x−x0) (7.18)
It is valid for amplitudes larger than x0, which is sufficiently separated from
the baseline. Within the test measurements, a value of 50 has been chosen. This
is 20 ADC Counts < 14 σ apart from the baseline, which was set to 30. Above
this threshold, even at low occupancy of the detector, the baseline fluctuations
can be neglected compared to the actual signal amplitudes. The parameter β
corresponds to the total system gain. The spectra are normalized to ‖A(β, .)‖1 =
1.
For the purpose of gain balancing, spectra like these have to be analyzed for
each of the 1.4 million ADC channels of the detector. Therefore, each spectrum
is estimated by the proportions of two parts of it:
n1(β) =
τ∫
x0
A(β, x)dx = 1− e−β(τ−x0) (7.19)
n2(β) =
∞∫
τ
A(β, x)dx = e−β(τ−x0) (7.20)
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Figure 7.1: amplitude spectra with various gain settings
The corresponding counters are implemented in hardware within each of the
filter channels (section 5.4). These two numbers are combined to a gain measure:
G(β) = n1(β)− n2(β) = 1− 2 · e−β(τ−x0) (7.21)
Next, the second threshold τ is chosen such that G is mapped to the center
of its range at the nominal gain value β0:
G(β0) = 0 (7.22)
⇐⇒ τ = x0 + log 2
β0
(7.23)
This means, that each choice of the threshold τ corresponds to a choice of
a specific nominal gain β0. Introducing the relative gain r =
β
β0
, equation 7.21
changes to:
G0(r) = 1− 2 · 2−r (7.24)
For each channel within a TRAP chip, the gain can be estimated like this.
To reduce the complexity of the calculations and to handle variations which are
due to the error of the model, an incremental attempt is preferable. Since only
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small variations of the gain (|.| < 12.5 %) are expected locally, equation 7.24 can
be linearized around some proper gain reference r0:
∆G0 ≈ ∂G0
∂r
∣∣∣
r0
·∆r (7.25)
with
∂G0
∂r
∣∣∣
r0
= 2 · log 2 · 2−r0 (7.26)
From chip to chip, the variation is in the 30 to 50 % range in addition to
a potential slow variation of the whole detector with respect to time. Thus, a
local adaption of the gain reference is quite difficult. Fortunately, the choice of
G as gain measure allows to fix r0 = 1 and still to have a stable and converging
calibration procedure:
With the local gain reference r′0, the abbreviation m
′ = ∂G0
∂r
|r′0 for calibration
step i the following equation holds in good approximation:
∆G
(i)
0 = m
′ ·∆r(i) (7.27)
With m = ∂G0
∂r
|r0 , the estimated gain difference is determined by:
∆r˜(i) =
1
m
∆G
(i)
0 =
m′
m
∆r(i) (7.28)
The iterative correction strategy yields to a recursion equation:
∆r(i+1) = ∆r(i) −∆r˜(i) = ∆r(i)
(
1− m
′
m
)
(7.29)
The corresponding geometric series
∆r(i) = ∆r(0)
(
1− m
′
m
)i
(7.30)
converges for all m′ with
∣∣1− m′
m
∣∣ < 1. This is equivalent to 2 > m′
m
> 0.
Regarding equation 7.26, it is obvious, that:
∂G0
∂r
: <>0 → (0, 2 log 2) (7.31)
This means, that choosing m = ∂G0
∂r
|1 = log 2, the calibration process always
converges. Assuming global variations in the range of r′0 ∈ [1− ², 1+ ²], the worst
case convergence speed can be estimated by:
∆r(i+1)
∆r(i)
≤ 2² − 1 (7.32)
72 7. PARAMETER CALIBRATION
 0.5
 1
 1.5
 0  1  2  3  4  5  6  7  8
e
ffe
ct
ive
 re
la
tiv
e 
ga
in
iteration number
Figure 7.2: examples of convergence of local gain balancing
This corresponds to ∆r
(i+1)
∆r(i)
≤ 0.29 in case of ² = 0.5. Figure 7.2 shows three
examples of the iterative calibration procedure. Within each of those, the relative
gain numbers of the 21 channels are set equidistant in the range of ± 10 % around
a specific local mean value. The three examples represent a balancing process for
mean values of the gain of 0.5, 1.0 and 1.5. Obviously, the balancing converges
after five iterations in case of a mean relative gain of 1.0 and slightly slower in
case of the other mean settings. Here, convergence means, that the estimated
local gain variation is below the precision of the TRAP’s gain arithmetics, which
is 2−11 ≈ 0.5 . The process has been simulated by scaling of a representative
spectrum and the application of a user program according to the considerations
above. With the present test devices in combination to cosmic radiation, the
statistics is too poor since the measurement is limited by global gain variations
in the order of hours.
In this context, the numerical demand is estimated. The hardware counters
of the gain filter N1, N2 provide the pure number of counts in the specific part
of the spectrum. To get the proportion numbers of the equations 7.19 and 7.20,
they are normalized:
n1(β) =
N1
N1 +N2
, n2(β) =
N2
N1 +N2
(7.33)
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Thus, the gain measure is calculated like:
G0 =
N1 −N2
N1 +N2
(7.34)
Assuming the two counters N1, N2 to be independent and to have a normal
distribution, its numerical error is:
∆G0 =
2
√
N1 ·N2
(N1 +N2)
3
2
(7.35)
Setting N1 = N(
1
2
− ξ) and N2 = N(12 + ξ) with the total count N and the
deviation from the nominal proportions ξ, the final form is:
∆G0 =
√
1− 4ξ2√
N
=
√
1−G20√
N
(7.36)
Assuming the relative gain to vary in the range [1− ², 1+ ²], this leads to the
following worst case estimate of the error of the reconstructed gain spread:
∆r ≤
√
21+² − 1
log 2
·
√
2
N
(7.37)
Or, in terms of required precision:
N ≤ 2
1+² − 1
log2 2
· 2
∆r2
(7.38)
This means, that e.g. with ² = 0.5 and ∆r = 0.01, not more than N = 76113
total counts are needed.
7.4 Tail Cancellation Filter
The tail cancellation filter is based on a second order tail model (section 5.5):
g(t) = 1t≥0 ·
(
αL · λtL + (1− αL) · λtS
)
(7.39)
This is the impulse response of the tail generating system. Unfortunately, no
test devices are integrated in the detector which would allow to inject isolated
charge peaks and thereby to determine the parameters of g(t) directly. Typical
tracks contain a series of overlapping clusters with a temporal random distribution
of the clusters.
To gain deterministic signal shapes, the average of a couple of events has
to be taken into account. Figure 7.3 shows the expected average signals along
the tracks with and without tail. The primary peak is due to the amplification
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Figure 7.3: available signals from the detector
region, while the plateau corresponds to the drift region with its approximately
uniform conversion gain. The drift time depends on detector settings like gas or
drift voltage. In addition to the constant mean signal out of the drift region some
contributions from the electron’s transition radiation photons are expected, but
their influence to the mean signal is rather small since the pion background is
dominant. This model is the basis of the calibration procedure. Since the tail is
a property of the detector chambers, the gained parameters are valid for all kind
of clusters.
The parameters are determined by an optimization process. With the mean
detector signal A(t) and some guessed parameter set (αL, λL, λS), the filter’s mean
response is given by:
AαL,λL,λS(t) =
(
F−1Tail(αL,λL,λS)|A
)
(t) (7.40)
The error measure M(αL, λL, λS) is defined as the ratio between remaining
signal components after the drift time TD and the mean signal before the drift
time:
M(αL, λL, λS) =
TE∑
t=TD
A
2
αL,λL,λS
(t)
1
TD
TD−1∑
t=0
AαL,λL,λS(t)
(7.41)
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Figure 7.4: stability analysis of the tail parameter reconstruction
The recorded signal is assumed to start at t = 0 and to end at t = TE. The
idea of the error measure is to minimize the course of the signal after drift time
in relation to the wanted signal.
The tail parameters are determined by the minimization of the error measure
with respect to the tail parameters. Since the phase space is finite, the support
is an integer grid and a couple of local minima are expected, the minimization
has been implemented as an adaptive phase space scan. This means, that the
phase space is scanned on a coarse grid. Next, it is analyzed on a refined grid in
a subspace around the best candidate, that has been found on the coarse grid.
This procedure is iterated until the best parameter set is found on the finest grid.
To estimate the error of the present parameter calibration algorithm, a test
environment has been developed: The expected mean signal without tail is con-
voluted with a tail generating filter of known parameters. Next, the resulting
signal is disturbed by Gaussian noise of given noise-to-signal ratio. Then, it is
processed by the calibration program. Finally, the parameters, which have been
determined by the calibration tool, are compared to those, that have been used
for the initial convolution.
The test parameters have been taken out of the neighborhood of a typical
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parameter set as it has been observed during test operation. Figure 7.4 shows
the mean deviation of initial and reconstructed parameters for such a set of
parameters. In order to get rid of random effects due to the signal disturbance,
the average of ten runs has been taken. The x axis represents the range, in
which the disturbance to signal ratio has been varied while the y axis shows
the observed mean parameter deviation. Since the functional relation between
expected deviation and signal disturbance is of first order, the method is stable.
Further, the requirement on the mean signal is a function of the desired precision
of the parameters. For example, if one expects signal amplitudes in the order
of 100 and wants to use the filter’s full precision of 1
4
, a parameter precision of
1
400
will be sufficient. This corresponds to a disturbance to signal ratio of about
0.001. The disturbance itself is related to the error of the mean of the signal.
Thus, the calculation needs to be based on 1000 tracks at least.
7.5 Crosstalk Suppression Filter
The crosstalk generating process is described by a two-dimensional filter ma-
trix C. Because next-neighbor interaction is significant only, its support is limited
to the range of [−1,+1] in the direction of the pad channels. In time direction, it
is sufficient to limit the parameterization to the range of [−2,+2]. The inversion
process of the crosstalk generation to gain the filter matrix M is discussed in
[mg0, p. 51]:
Due to the too low sampling frequency, the potential suppression of crosstalk
effects by the filter is rather low. Here, the corresponding filter entries are in the
order of less than 1
10
. Thus, it is sufficient to perform a first order inversion only:
M = 1− (C − 1) = 2 · 1− C (7.42)
The crosstalk matrix C can be measured by the usage of a test pulser within
the PASA input ports. Hereby, charge pulses with selectable phase relative to
the data acquisition system can be injected directly on the pad. Figure 7.5 shows
an example. The crosstalk amplitude is about 3 % of the height of the central
peak. The coupling to the overnext neighbor is on the per mill level and can be
neglected. To locate the crosstalk coupling in the system, the measurement has
been repeated with disconnected input pads of the PASA (fig. 7.6). The relative
amplitude of the crosstalk signal is reduced to 0.2 %. This is less than the noise
level at typical signal height.
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Figure 7.5: crosstalk signal, measured with PASA pulser on TRD chamber
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Figure 7.6: crosstalk signal, measured with PASA pulser with disconnected input
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Figure 7.8: real cluster position as a function of the estimation
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7.6 Position Correction Look-up Table of the
Preprocessor
Within the detector chambers, charge clusters are amplified around the anode
wire and detected via charge fluctuations on the nearby cathode pads. The
amount of charge, that is collected by a certain pad, is a function of the position
of the cluster relative to the pad, the so-called pad response function PRF(y)
(fig. 7.7). It is measured in test chambers with well-defined localization the
clusters. The values are normalized to the total charge which is visible within
one pad row. Because of the symmetry of PRF(y), the following considerations
are restricted to positive cluster displacements y.
Using the pad response function, the unsigned position estimate yest of the
preprocessor can be expressed as a function of the actual position:
|yest|(y) = 1
2
· PRF(y − 1)− PRF(y + 1)
PRF(y)
(7.43)
Due to the shape of the PRF, the mapping is one-to-one and thus, the function
is invertible (see fig. 7.8). The correction values correspond to the difference
between the estimated position and the real one:
LUTPC(|yest|) = y(|yest|)− |yest| (7.44)
7.7 Cluster Quality Measure Threshold of the
Preprocessor
To separate isolated clusters from shared clusters, a quality measure QM is fore-
seen to be used (see eqn. 6.30):
QM =
L ·R
C2
(7.45)
If the PRF had a Gaussian shape, this would result in a mapping to a single
value. Figure 7.9 shows QM as a function of the cluster position. One can see,
that positions, which are closer to the center of the pads, lead to lower values of
QM, while the maximum values are reached at the border between two pads. In
order not to suppress valid clusters, the threshold for shared cluster discrimination
should be chosen there. The maximum values for all six pad plane types QMmax
are presented in table 7.1. In addition, the error of QM rises to the border of two
pads, too. There, it is dominated by the relative error of the contribution of the
minimum of L and R. This leads to a relative error of QM of:
∆QM
QM
=
σ
A ·min(L,R) (7.46)
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Figure 7.9: quality measure for ideal clusters as a function of position
Here, A represents the minimum total cluster charge and σ the noise level.
In order to accept cluster with one sigma fluctuation, the threshold TQ has to be
incremented due to the expected error:
TQ = QMmax ·
(
1 +
σ
A ·min(L,R)
)
(7.47)
Table 7.1 shows example calculations with A=40 ADC Counts and σ=1.0
ADC Counts.
pad width [mm] ideal QMmax min(L,R) threshold
6.5 0.058 0.027 0.113
6.8 0.051 0.024 0.104
7.1 0.044 0.021 0.098
7.4 0.039 0.019 0.092
7.7 0.034 0.016 0.087
8.0 0.030 0.014 0.082
Table 7.1: ideal quality measure maxima and thresholds
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7.8 Tracklet Program Parameters
The tracklet program uses various parameters to transform and to analyze the
results of the tracklet merging process. This incorporates a mapping of mean
cluster charge of a tracklet to electron probability, coordinate transformations of
offset and slope and cuts due to the tracklet stiffness (see section 6.3).
The electron probability determination by partial charge accumulation along
the tracklets (Q(0), Q(1)) in combination to the hit count (N) is still under inves-
tigation. A classical solution is based on the mean charge per hit q = Q
(1)
N
(see
p. 10, fig. 2.8). With the probability distribution of ionization by electrons pe(q),
by pions ppi(q) and the production rates of those particles within the experiment
pProde , p
Prod
pi , the probability that a tracklet of a definite mean charge per hit q
has been caused by an electron, is given by:
Pelectron(q) =
pProde · pe(q)
pProde · pe(q) + pProdpi · ppi(q)
(7.48)
This equation corresponds to a best guess on the particle identity.
The calibration of the other tracklet program parameters has been discussed
in detail in [jc0, p. 37]. Thus, only a short summary of the basic ideas and results
is given below.
The tracklet offset is measured in pad width units, while the GTU expects
the position to be measured in multiples of a granularity unit [˜ˆy] = 160 µm.
The scaling factor of the corresponding transformation (eqn. 6.51) is given by the
ration of the pad width and this granularity unit:
m(yˆ) =
∆yPad
[˜ˆy]
(7.49)
The additive within the same transformation is determined by the position of
the MCM on the chamber. If the regarded MCM is the nth one, counted from left
to right and from zero to seven on a chamber (upwards in fig. 2.16), the additive
is given by:
c(yˆ) =
(
(n− 4) · 18− 1
)∆yPad
[˜ˆy]
(7.50)
The 18 is due to the fact, that three out of the 21 channels within one TRAP
chip are shared with the neighbor MCM. The subtraction of one corresponds to
the extra one of equation 6.48.
After the tracklet merging process, the slope is available in units of pad width
per sample. This needs to be transformed to the deflection with respect to
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the whole chamber in multiples of a granularity unit [ϑ˜] = 140 µm. With the
maximum number of samples per drift time Nˆ , the corresponding scaling factor
(eqn. 6.50) is given by:
m(ϑ) =
Nˆ ·∆yPad
[ϑ˜]
(7.51)
The additive within the transformation consists of two components:
c(ϑ) =
(
tan(ΨL) · xˆ+ zrow · xˆ
xrow
· tan(βtilt)
)
[ϑ˜]−1 (7.52)
Here, xˆ = 3 cm is the drift length of the detector chambers, while xrow, zrow
are the coordinates of the treated pad row with respect to the GTU’s coordinate
system of the affected detector stack.
The first term corresponds to the correction of the Lorentz deflection tan(ΨL) =
eτB
m
with electron charge e and mass m, the local magnetic field B and the mean
time between two collisions of gas molecules τ . This is due to the movement of
the electrons within the drift volume which is not exactly perpendicular to the
pad plane but deflected by the local magnetic field. At present, a deflection of
ΨL = 7
◦ is expected.
The second term represents a correction which is necessary because the pads
are slightly tilted with respect to the pad direction, βtilt = ±2◦. The correction
implies the assumption, that the tracks are originated at the primary vertex. The
tilting with alternating orientation from layer to layer improves z resolution for
oﬄine analysis.
It is the task of the TRD trigger to search for high momentum electrons which
corresponds to sufficiently stiff tracks. With the position of the tracklet (xtl, y
(i)
tl )
and the minimum transverse momentum pminT , the maximum deflection from the
direction to the primary vertex is given by:
α(i)max = arcsin
e ·B ·
√
x2tl +
(
y
(i)
tl
)2
2 · pminT
 (7.53)
The direction to the vertex is given by (xtl, y
(i)
tl ) directly. Finally, the local
limits for the deflection are given by:
Tmini = xˆ · tan
(
arctan
(
y
(i)
tl
xtl
)
− α(i)max
)
(7.54)
Tmaxi = xˆ · tan
(
arctan
(
y
(i)
tl
xtl
)
+ α(i)max
)
(7.55)
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While the coordinate xtl is fixed for a given pad row, the position within
a pad row y
(i)
tl depends on the location of the tracklet within that row, even
within a TRAP chip. Fortunately, it is sufficient to provide the threshold at the
granularity of channel numbers i or pads, which were affected by a tracklet.
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8Functional Tests
8.1 Setup
Figure 8.1: MCM tester
The TRD will incorporate more that 65,000 MCMs. To guarantee the func-
tionality of the system, a test procedure of all MCM’s features has been developed.
The test consists of various modules focusing on internal devices like instruction
memory, data memory, event buffer or the configuration memory and on separa-
ble functional parts like arithmetics within the CPUs or measurement of analog
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test signals. The test is applied by an automatic apparatus, the MCM tester
(fig. 8.1). The MCM are classified due to the test results which are stored in a
data base. A detailed discussion of the test environment is given in [ff0].
The tests are separated in internal and external tests. The external tests
check basic functionality like pin connectivity, short circuits or input resistance
of the input ports. The internal tests are based on the functionality of the CPUs.
They are executing several test programs and storing the test results. Afterwards,
they are read externally. Using the global configuration bus of the TRAP chip,
all internal devices of the chip are accessible by the CPUs. The author has
focussed on the development of several internal tests, especially testing of the
filter functionality.
8.2 Overall Method
Figure 8.2: test procedure of the internal filter tests
The data processing and acquisition system of the TRAP chip is designed
event-based. To digitally test its behavior, it has been foreseen in the hardware
design to change the input device from the set of ADCs to the event buffer.
Therefore, a predefined series of input values is stored there. The sequence is
controlled by the acquisition state machine (section 3.7). Based on the input
values as well as the settings of the filter, acquisition and processing system, the
CPUs calculate the expected results.
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The detailed test procedure is shown in figure 8.2. After the configuration
of the chip, the CPUs are started in the clear state (see section 3.3) in order
to prepare event acquisition. There, a trigger is generated internally such that
event acquisition is started. Subsequently, the CPUs are started again, checking
the filtered event buffer entries and the state registers. After updating the error
counter, the configuration of the chip is changed such that a maximum coverage
of valid input values and filter settings can be achieved. Afterwards, the next
test cycle is starting by traversing the clear state.
The whole procedure ends after all desired combinations of input values and
settings have been applied. In that case, the chip changes from clear state to low
power state without any further pre-trigger. This state transition indicates the
end of operation of the current test module.
8.3 Test Modules
The testing of the digital filter is divided into 18 modules. Since the different
filter stages can be bypassed, the test of the whole filter can be separated into
various tests of its components (section 5.1):
The input delay chain is tested in combination with the shift register of the
crosstalk filter. All possible delay settings are tried on one set of input values.
The nonlinearity correction filter contains an adder and a look-up table (LUT)
leading to two independent test modules. The addressing of the LUT is tested
by input values covering the whole input range of the ADCs in combination with
unique entries of the LUT. The entries of the LUT as well as the adder are
tested by scanning the whole input range in combination with the whole range
of possible corrections. Here, all LUT entries are set to common values.
The pedestal correction filter determines the actual pedestal value of each
channel. The correction includes the subtraction of that value and an addition
of a programmable target pedestal. The test is divided into three parts. The
adder is tested in a first test module by covering the full input range and the
full range of the additive in equilibrium state of the filter. The functionality of
the pedestal follower circuit is checked by four test modules, one for each time
constant of the filter. They are tracing the entries of control registers containing
the actual reconstructed pedestal value. The subtracter is tested via another four
test modules by observation of the output as a function of time in non-equilibrium
state of the filter.
The gain correction filter incorporates a set of counters, a multiplier and
an adder in each channel to estimate and to correct channel-to-channel gain
variation, leading to three independent test modules. The adder is tested by
keeping the multiplication factor constant, covering the whole input range and the
whole range of the programmable additive. The multiplier is tested by keeping the
additive constant and scanning the whole range of input values and multiplication
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factors. The functionality of the counters is checked by scanning the whole input
range of the filter in combination with selected threshold values of the counters.
The test of the tail cancellation filter is separated in three modules, according
to the number of free parameters of the filter. Theses are the relative weight of
the exponentials as well as the two time constants. Within each of those modules,
four different test patterns are applied to the filter and one parameter is scanning
its whole range of possible settings. The other two parameters are kept constant.
9Power Consumption
9.1 Overview
One of the important arguments to design an ASIC is to accomplish a given task
with a very efficient ratio between computational effort and power consumption of
the considered device. The TRAP chip is integrated within the detector in great
number. Here, the power supply is quite difficult due to very strict geometrical
conditions and material requirements. This conditions the second problem which
is influenced by the power consumption: A cooling system has to handle that the
consumed power is dissipated as heat in its environment.
To consume as little power as possible, various strategies have been applied to
the design of the TRAP chip. A target technology with a relatively small feature
size has been chosen (UMC 0.18µm) and the clock signals of almost all major
components are gated individually.
The main benefit of the gated clocks is due to the switching of the CPUs’
operation. While the continuous operation of the global state machine, filter and
event buffer consumes a maximum of 141 mA at the core voltage of 1.8 V, all
four CPUs increase that current by up to 315 mA in total. Because the CPUs
are clocked for tracklet merging and raw data readout only, the average power
consumption is increased proportionally to the trigger and readout rate (section
9.3).
The MCMs are supplied with four voltages. The analog devices are supplied
independent from the digital circuits. While the power consumption of the PASA
chip is almost constant, the consumption of the ADCs within the TRAP chip
can be adjusted by choosing different internal buffer strengths. Here, the settings
have been chosen at minimum power consumption without significant loss of
signal quality [dm0]. Table 9.1 summarizes the measurements of the average
power consumption of un-triggered MCMs.
A major part of the power consumption at the core voltage is caused by those
devices, which have to be always operational like the global state machine or the
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device voltage usage current [mA] power [mW]
PASA 3.3 V analog 91.9 303
TRAP ADC & I/O 3.3 V analog/digital 23.8 78
TRAP ADC 1.8 V analog 99.2 179
TRAP core 1.8 V digital 85.8 154
Table 9.1: average power consumption of an un-triggered MCM
configuration network. Their contribution of 49.9 mA or 89.8 mW is quite con-
stant, while the second important contribution, which is due to the digital filter,
strongly depends on environmental conditions and parameter settings. Table 9.2
shows the power consumption of the filter with a variation of active components,
measured with input signals with a disturbance of 1.2 ADC Counts. The present
parameter settings are based on a systematic variation of those parameters, which
influence significantly the power consumption of the filter (see section 9.2).
active filter current [mA] power [mW]
circuits per MCM per channel per MCM per channel
clock tree 6.4 0.30 11.5 0.55
standby 11.5 0.55 20.7 0.99
P 11.8 0.56 21.2 1.01
P T 26.7 1.27 48.1 2.29
P G T 34.1 1.63 61.6 2.93
N P G T 36.4 1.73 65.5 3.12
P T C 77.1 3.67 138.8 6.61
P G T C 90.1 4.29 162.2 7.72
N P G T C 91.1 4.34 164.0 7.81
Table 9.2: power consumption of the digital filter at the core voltage depending
on the usage of different filter components (nonlinearity correction N, pedestal
correction P, gain correction G, tail cancellation T, crosstalk suppression C)
All filter components as well as the preprocessor are connected asynchronously
to each other. Thus, the consumption of the whole filter is bigger than the sum of
the consumptions of each component. This is because the power consumption of
a gate is determined by the output capacity, which it has to drive, and the toggle
rate of its output value. The number of switching operations of a gate increases
with the number of gates, that are located between it and the previous registers.
Non-pipelined multipliers are the largest basic components of the filter. So,
the power consumption is dominated by the filter modules, which are using mul-
tipliers. The gain correction filter incorporates one multiplier. The power in-
crement due to its usage is significantly larger than the increment, which is due
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to the usage of the pedestal or the nonlinearity correction filter. The tail can-
cellation filter incorporates three multipliers, which leads to the correspondingly
higher current increment. Their output is connected synchronously to further
parts of the filter and preprocessor, which lowers the effect. The crosstalk sup-
pression filter contains five multipliers with an asynchronous connection to the
output.
In addition to the average power consumption due to signal variations, there
are short power increments, which are caused by the events and the corresponding
processing (section 9.3).
9.2 Variation of the Crucial Parameters
Figure 9.1: setup for parameter optimization
To optimize the power consumption of the TRAP chip, a setup is used, which
allows to control all influencing quantities. Therefore, the chip is soldered on a
printed circuit board (PCB) as it is used in the MCM tester, too (fig. 9.1). Its
SCSN interface, trigger and clock input are accessible by a ribbon cable which is
connected to an ACEX card [acex] within a personal computer (PC). This board
contains a Field Programmable Gate Array (FPGA) which is connected to the
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Figure 9.2: event loop for filter and preprocessor stimulation
computer’s PCI bus. The other connectors are used for power supply and for the
measurement of the current at each individual voltage of the examined MCM. A
series of configurations is applied by a shell script which logs the current settings
and the measured current. The current is available through the General Purpose
Interface Bus (GPIB, IEEE 488) of the multimeter.
The circuits are stimulated by data from the event buffer. The data has
been taken on one of the first TRD chambers. It is disturbed with an RMS of
2.7 ADC Counts. In order to measure average currents, the stimulation has to
take place continuously. This is achieved by a loop, which includes minor CPU
activity (fig. 9.2). The CPUs are started immediately after the event processing
and acquisition. Via the GSM’s clear state a trigger is initiated by one of the
CPUs. Subsequently, the next event is started. The time between two events is
about one sample while the duration of an event is 64 samples. The gained power
data has to be calibrated for the use case. Especially it has to be corrected for
the power consumption which is due to the CPU activity.
The digital filter and the preprocessor are connected asynchronously to each
other. Therefore, they have to be seen as a common device in terms of power.
The first component of the preprocessor is the hit detection unit. At proper
settings of the hit threshold, which correspond to the use case, the preprocessor
can be isolated from the filter. If none of the channels are selected for tracking, a
constant zero is multiplexed to the subsequent parts of the preprocessor. Figure
9.3 illustrates the effect.
The coarse structure is a smoothed step function from about 1.5 mA per
channel to approximately 4.1 mA per channel. The lower values correspond to
an inactive preprocessor while the higher values correspond to a setting, at which
all channels are declared to contain hits. The smoothing of the step is caused by
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Figure 9.3: dependence of the power consumption of filter and preprocessor from
different offset settings at various choices of the hit threshold of the preprocessor
perturbation itself, which leads to some uncertainty of the baseline value.
A fine structure is recognizable in those parts of the graphs, where the step
function is almost constant. Here, the binary encoding within the chip is visible.
The closer the baseline is to a multiple of a power of two, the more the power
consumption increases. This is because all bits up to that, which corresponds
to the involved power of two are flipping. While the peaks are quite small at
multiples of 16, they are bigger at multiples of 32 or even 64.
Another important parameter is the noise performance of the measurement
system. While first prototype measurements contained disturbances of a RMS
of 2.7 ADC Counts or the prototype stack of 1.4 ADC Counts, improvements of
the power supply and grounding scheme suppressed it down to a level of about
1.0 ADC Counts [ko0]. This has multiple advantages: The signal to noise ratio
is improved and the power consumption is decreased. In figure 9.4 the power
consumption of filter and preprocessor is shown as a function of the RMS level
of the input data. The hit threshold has been set to a critical value, which
leads to an overall increment of the power consumption. The figure shows for
four different combinations of used filter components, how the consumption is
influenced.
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Figure 9.4: variation of the baseline disturbance of the input data at four different
sets of used filter components
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The biggest basic components of the filters are multipliers. They have the
most important influence on the overall power consumption. Thus the variation
of single bits of the weight constants of the crosstalk suppression filter are a conve-
nient method for the analysis of their contribution. The weight constants are re-
stricted to the range of [−0.125,+0.125) and are treated in the two’s-complement
representation. The noise affects lower bits of the input with a higher frequency
than higher bits. Thus, the power consumption is dominated by the bit flips
of the lower bits. For the weights constants the upper bits are more important
because higher bits do more affect the result than the lower bits (fig. 9.6). The
increment due to the last bit 2
8
1024
is the most obvious one. It is caused by the
sign extension of that bit.
Furthermore, the contributions of the first multiplier strongly differ from those
of the others. This is because the first multiplier is connected asynchronously
to the preceding logic, while the other multipliers get their input values out of
the shift register. This effect is still observable even if the filter is bypassed.
Finally, the measurement shows that the overall power consumption with an
active crosstalk suppression filter, whose filter constants are set to zero, is less
than that with a bypassed crosstalk suppression filter. This is another hint to
use pipelining in order to save power.
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Figure 9.6: series of masked lower configuration bits with three different sets of
used filter components
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Figure 9.7: power consumption as a function of masked input bits
Another option to save power is to reduce the demand of accuracy of the mul-
tiplication factors of the whole filter configuration. Therefore, a certain number
of the lower bits of all factors are set to zero (fig. 9.6). Unfortunately, the effect
is quite small in the range up to three bits, corresponding to an accepted relative
error of 2−7. If more bits were masked, the savings would be larger but the filter
accuracy would deteriorate into a non-acceptable range.
Finally, the option to mask input bits has been studied. The idea is to mask
the lower input bits within the time between two event. The masking would take
place after the pedestal correction filter, such that it can still settle to the actual
baseline value. The tail cancellation filter needs to be operated continuously to
be able to react on un-triggered peaks or to settle to its equilibrium. This would
still be possible with input values of lower accuracy. This option has not been
foreseen in the present design of the chip, but its effects can be investigated by
the corresponding manipulation of the input data. The results can be taken into
account for improvement of future designs. As shown in figure 9.7, a significant
amount of power is saved by masking the lower two input bits. Of course, the
quantity strongly depends on the noise situation on the input ports, but espe-
cially the savings in case of the usage of the crosstalk suppression filter are quite
promising.
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9.3 Dynamic Power Increment
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Figure 9.8: power consumption increment caused by the processing and trans-
mission of tracklets
In addition to the continuously active devices in the chip, the CPUs are in-
volved in the data processing. They are activated automatically after the drift
time to merge potential tracklet candidates and to transmit their parameteriza-
tion. Figure 9.8 shows the corresponding increment of the power consumption
in case of the processing of four tracklets per MCM. The measurement has been
taken on a complete readout board to include the board-level tracklet merging
into the analysis. The dependence of the power increment from the trigger rate
is rather linear. A straight line fit results in a ratio of CPT = (3.26 ± 0.03) mAkHz
per readout board. Here, the pre-trigger rate of the TRD fPT has to be taken
into account:
∆IPT = CPT · fPT (9.1)
After an event has been accepted to be read out, it is the task of the CPUs
to take the data out of the event buffer and to transmit it in a suitable format.
Figure 9.9 shows the linear dependency of the readout frequency and the power,
which is needed for the complete data transmission process. The measurement
has been taken with four different settings of the number of samples, which have
to be transmitted per channel and event. The slopes of the straight line fits
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through the four sets of data points are plotted in figure 9.10. Again, there is a
linear relation, because the run time of the CPUs is proportional to the number
of samples. In addition, the power implications of some program overhead are
visible. With the straight line parameters CRO = (1.949± 0.002) mAkHz·#samples and
ARO = (8.60± 0.04) mAkHz , the dependencies are given by:
∆IRO = (CRO ·#samples + ARO) · fRO (9.2)
Here, the readout rate of the TRD fRO, which is equal to the level-1 accept
rate, has to be taken into account.
9.4 Conclusions
The power consumption of the TRAP chip is composed of a permanent and a
dynamic contribution. The dynamic contribution is caused by the CPUs’ activity.
It is proportional to the run time of the programs and the trigger rate. Since the
trigger rate is a given quantity in the experiment, the optimization focuses on the
minimization of the run time of the assembler programs. In addition, this reduces
the latency for the trigger decision and the raw data readout, respectively.
The permanent power consumption is caused by fluctuations of the input
signal. It can be reduced by minimizing the number of the affected gates in
the circuit. The main benefit is achieved by masking of unused signal paths.
This can be observed by the variation of the hit threshold, which disables the
masking of the preprocessor input ports. In addition, the masking of lower bits
at the beginning of the signal path suppresses most of the fluctuations. Since
the maximum precision is needed only during the events, one could implement
a trigger-dependent mask in future designs. Another option is the manipulation
of the target baseline of the pedestal correction filter. Here, one should choose a
pedestal value, which is far away from multiples of higher powers of two. Finally,
the number of pipeline stages should be increased. This reduces the number of
toggles per clock cycle of the gates in the rear parts of the circuit.
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10
Application
10.1 Overview
Figure 10.1: TRD prototype stack at KIP
i
The final proof of the functionality of an experimental device like the TRAP
chip can only be given by the application in an experimental environment. There-
fore, an adequate part of a TRD prototype stack is equipped with prototypes of
the front-end electronics (fig. 10.1). This setup has been used for data acquisition
and first online processing tests in the course of a beam-time at CERN in fall
2004 (section 10.2). Furthermore, it is continuously in use at KIP. It is the ba-
sis of integration and noise studies [ko0], power measurements (section 9.3) and
advanced online processing tests (section 10.3).
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Figure 10.2: topology of the prototype readout tree
The setup has been built with eight readout boards, one on each intermediate
layer and two on the lowest and on the highest layer. All readout boards are of
the same type, each of them contains one DCS board (see fig. 2.15, p. 16). It is
responsible for power control, clock distribution, configuration and triggering of
the readout board.
The data and tracklet readout is performed via the readout network interface
(fig. 10.2). On each board there are 16 MCMs, that are taking data. They are
organized in four columns. One MCM within a column merges its own data and
that of the other three of its column to a common data stream. The streams of the
four column mergers are merged again on board level. The data of four readout
boards is combined in block mergers, which are hosted by MCM tester PCBs as
well as the root merger. It combines the streams of the two block mergers to a
common data stream. Finally, the data is received by an ACEX card [acex]. It
is available via the PCI bus of the PC, which incorporates the card. For data
distribution to monitoring and storage systems, a publisher-subscriber framework
has been used [ts0].
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Figure 10.3: the TRD prototype stack at CERN PS (T9)
10.2 CERN 2004 Beam-time
The TRD prototype stack has been operated for three weeks at area T9 of the
Proton Synchrotron (PS) at CERN (fig. 10.3). The detection performance of the
TRD chambers has been analyzed for a variety of beam directions relative to the
stack and for different beam momenta between 1.0 and 10.0 GeV/c [bv1]. The
events have been initiated by an electron trigger [aa2]. One readout board was
disabled due to the observation of contact problems on the input clock connec-
tion, which were caused by mechanical stress during transportation of the stack.
The remaining front-end electronics ensemble has been shown to work reliable
in continuous operation for the whole beam-time of almost three weeks, taking
60.3 GB of event data. This includes data acquisition in various regions of in-
terest of the stack in combination to the usage of the pedestal correction filter,
which is keeping the data almost raw for oﬄine analysis.
Furthermore, the major online processing capabilities of the front-end elec-
tronics have been tested in separate runs. The functionality of the tail can-
cellation filter in online operation was proven with estimated parameters. The
main features of the filter become apparent on the average signal shape along
the tracks (fig. 10.4). Peaks like the first one, which is caused by the transition
of the particle through the amplification region, are only slightly affected by the
filter. The plateau and the pile-up during the drift time are scaled down by more
than a factor of two. The exact quantities strongly depend on the filter settings.
Within this run, the filter is over-steering as it is indicated by the negative signal
(relative to the baseline) at the end of the drift time. The observation of the
average signal shape is the basis of the tail cancellation filter optimization (sec-
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Figure 10.4: mean signal along the tracks with different filter settings
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Figure 10.5: example event with tail cancellation filter
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tion 7.4). The basic idea of the tail cancellation is plainly visible in single events
(fig. 10.5). Here, the drift region contains a set of randomly distributed peaks,
which are clearly separated without the smoothing of the tail. In single events,
the over-steering of the non-optimized filter is more obvious since there is more
dynamics in the data than in average events.
The tracking functionality of the preprocessor has been tested in an indepen-
dent run. All status registers of the preprocessor have been read and added to
the raw data stream. This comprises the fit registers of all channels (see fig. 6.3,
p. 59) and the numbers of those channels, which have been selected as tracklet
candidates.
Because the amount of data, which has to be sent, is larger than the capacity
of the FIFOs of the readout network interface, the CPUs had to be involved in the
data management. After the transmission of a first bunch of data, the FIFOs are
emptied and the CPUs are restarted with an appropriate interrupt. Subsequently,
a second bunch of data is flushed into the FIFOs. Since this procedure works
properly up to the board merger level, only the behavior of the preprocessors
on single readout boards was traced. Thus, the online processing data of the
beam-time does not allow to analyze complete particle trajectories through the
stack. Only the tracking information of one layer is available.
The analyzed run is focused on the uppermost central readout board on layer
six. The particle beam was collimated such that the tracklets were spread over
a few channels. Thus, all tracklets were concentrated on one MCM. 1622 events
106 10. APPLICATION
have been recorded at a beam direction of φ = 15◦, Θ = 15◦ and a beam momen-
tum of 6 GeV/c. The acquisition and preprocessor operation was combined with
the pedestal correction filter.
A comparison of online and oﬄine analysis with a similar algorithm shows a
quite good agreement. Only within a few events, a discrepancy has been observed.
In those cases, the number of detected hits differs slightly. There are 21 examples,
in which the tracklets have not been identified by the oﬄine algorithm because
the number of hits of these tracklets is around the threshold.
The online calculations are based on the 12-bit values out of the filter, includ-
ing two digits after the decimal point. For storage in the event buffer they are
truncated to 10-bit values. The oﬄine analysis is based on event buffer data. All
differences in terms of hit points are related to clusters, whose hit charge is in
the close neighborhood of the hit charge threshold.
The most important and most sensitive parameter of the tracking procedure
is the slope of the tracklet, which is expressed as deflection per chamber. In
figure 10.6 the tracking functionality, which is based on the online hit sums, is
compared to tracking results, which are calculated oﬄine from the event data.
It shows a correlation diagram with a bin size of 0.2 mm × 0.2 mm. There is a
good agreement between both calculations. The variations of the beam direction
are visible as well as a systematic shift to a mean deflection of (6.81± 0.04) mm
while the orientation of the stack would lead to a deflection of 8.04 mm. This is
due to the ion tail, which has not been canceled out of the data.
The slight deviation of online to oﬄine results (fig. 10.7) is caused by rounding
errors within the fixed point arithmetics of the chip and the discrepancy of the
data basis explained above. The typical variation is (0.122 ± 0.003) mm. The
systematic difference from online to oﬄine calculation of (0.171 ± 0.003) mm is
also caused by internal truncations within the chip arithmetics.
10.3 Cosmic Radiation
The full signal processing functionality is tested in continuous measurements
with the prototype stack at KIP (fig. 10.1). This implies the development of
calibration procedures for filter and tracking parameters (chapter 7). Cosmic
radiation is used as particle source.
Typically, these are minimum ionizing particles with momenta of less than
1 GeV/c. While a mixture of Xenon and Carbon-dioxide (Xe-CO2) has been
used for the CERN beam-time and will be used in the final experiment, there
is only a mixture of Argon and Carbon-dioxide (Ar-CO2) available at KIP. The
combination of the different gas filling of the chambers with heavier low mo-
mentum particles (e.g. muons) leads to rather weaker signals. This leads to the
signal amplitude distribution, which is shown in figure 10.8. The fit of a Landau
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Figure 10.8: signal amplitude distribution (red) and a Landau fit (black)
distribution gives a most probable value of MPVAmp = 19.3 ADC Counts with
a spread of σAmp = 9.2 ADC Counts. In combination with a typical noise per-
formance of the stack of 1.3 ADC Counts, this results in a signal to noise ratio
of SNRstack = (14.8± 7.1). In the ALICE experiment a value of SNRALICE = 40
is expected. Due to activities, which are related to noise improvements, power
distribution analysis and DCS board debugging, only the inner four modules of
the stack are included into the present measurements [atw].
The events are triggered by coincidence of scintillator pads above and below
the stack. An ACEX card [acex] has been integrated into the trigger system which
makes it possible to generate an ALICE-like trigger stream out of single trigger
pulses. Thus, the chips are configured such that data acquisition, tracking and
raw data readout are controlled by a sequence of pre-trigger, level-0 and level-1
accept signals instead of only one trigger signal. The programming of the CPUs
has been expanded by the tracklet assembly functionality (section 6.3) which
leads to a tracklet content in the data stream. A monitoring software has been
developed [aw0] which analyzes the data stream and composes all important
runtime parameters.
In figure 10.9 an example event is shown. It displays the four pad rows,
which are covered by a readout board in each of the layers. The samples of the
different layers are put on top of each other to illustrate the geometrical context.
The ratio of the sampled area to the space in between, which is mainly due to
the radiators, is larger than the relative size of the drift region of the chambers
because a couple of pre- and post-samples are shown, too. The example track is
traversing all connected modules, chamber five in the first pad row and chamber
two to four in the second pad row. The readout board on layer three contains
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Figure 10.10: example tracklet with tail cancellation, taken from third layer,
second pad row of the same event as in fig. 10.9
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Figure 10.11: mean signals along the tracklets
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Figure 10.13: histogram to show the
relation between mean hit charge of a
tracklet and mean hit deviation
one bad channel in a chip, which are connected to the third pad row. In this
extreme example the particle was located very close to the border between the
two pad planes on the uppermost layer as it is indicated by the charge sharing
between those two rows. One layer below, some little portion of the signal is
still left in the first pad row. The online tracking ignores that, it only works on
the basis of the two dimensional data of one pad row. The tracklets, which were
found by the affected TRAP chips, are marked by red lines. In figure 10.10 the
signal along the tracklet of the third layer on the second pad plane is shown. It
is clearly visible, that the tail cancellation filter cuts off the whole tail, the signal
drops almost immediately back to the baseline without any over-steering.
The monitoring software is used especially to extract information, which is
necessary to generate or to check the filter calibration. In figure 10.11 the mean
signal along all tracklets of two different runs is shown. Initially, the setup is
operated without tail cancellation filter. The corresponding mean signal is the
basis of the calibration of the tail cancellation filter (section 7.4). For comparison,
the mean signal of the subsequent run with the optimized tail cancellation filter
has been added. The peak amplitude is almost unaffected and its tail is negligible.
Furthermore, the signal level of the plateau, which is due to the drift time, is
decreased by a factor of 0.67 and the end of the drift region is much sharper.
To evaluate the tracking procedure, various parameters have to be taken into
account. As a good estimate of the position resolution in pad direction, the mean
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Figure 10.14: error distribution of the
online calculated deflection length in
a run with active tail cancellation fil-
ter and a Gaussian fit (σ=0.45 mm,
RMS=1.05 mm)
Figure 10.15: error distribution of the
online calculated deflection length in a
run with inactive tail cancellation fil-
ter and a Gaussian fit (σ=0.59 mm,
RMS=1.09 mm)
deviation of the hits of a tracklet from the fitted line is estimated (see eqn. 6.5,
p. 55). The corresponding histogram (fig. 10.12) shows a typical performance of
σ2yχ
2 = (480± 190) µm
In figure 10.13 a two-dimensional histogram demonstrates the relation between
mean hit charge Q
N
and the tracking performance. Obviously, position resolution
and fitting quality deteriorate with lower values of the mean hit charge. In
general, there are a couple of outliers, which are caused by electric discharges
which do not correspond to a particle track and by singular disturbances from
the environment. Thus, the median of the distribution in figure 10.12 gives a
better information of the typical fitting performance:
Median(σ2yχ
2) = 450 µm
The final evaluation of the track fitting performance is given by the analysis
of the reconstructed tracklets, especially the deflection length. Since the particle
trajectory is unknown and there are no further tracking detectors, no track refer-
ence is available a priori. It has to be calculated from the TRD data as well. For
the present analysis, a GTU-like attempt by Dr. B. Vulpescu has been used. It is
based on a fit through all layers, fixing position and direction of a track. There-
fore, only one space point is used per chamber. It corresponds to the start points
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of the tracklets. The error of the deflection lengths is rather small because the
points are distributed over a long distance, the width of three chambers. After
the global fit, the Θ-angle is known and the locally calculated deflections have
to be corrected for the tilted pad effect (see section 7.8). A comparison of the
corrected deflection lengths with those, that are expected due to the global fit,
is shown in figure 10.16. It is corrected for the error of the global fit, which has
been estimated on simulated data. The resolution is given by:
∆ϑ˜ = (0.454± 0.001) mm
In figure 10.15, the error distribution with inactive tail cancellation filter is
shown. The resolution is worsened to (0.587±0.001) mm. In the final experiment,
the effect will be even stronger: As shown below, the tail mostly influences the
tracking performance at higher deflection values. The resolution calculated above
is the integral resolution of the tracks, which are detected by the stack. In the
ALICE experiment, the distribution will have more weight on tracks with higher
deflection lengths.
The deviation of the online calculated deflections slightly depends on the
deflection itself (see fig. 10.16). So, there is a systematic error of (9.9 ± 3.5) %
and a shift in positive direction of (0.13 ± 0.08) mm. In case of inactive tail
cancellation filter, the systematic error is even more dominant (see fig. 10.17). It
is about (−19.0± 3.8) % with a shift in positive direction of (0.16± 0.08) mm.
These errors are a hint, how much the data is disturbed. They are a minor
problem because only the correlation of the local deflections is used in the GTU
and it is possible to correct for it. A stronger argument for the usage of the
tail cancellation filter is given by the observation of the resolution at various
deflection values. It is visible by the error bars in figures 10.16 and 10.17 and in
figures 10.18 and 10.19 directly.
For small deflection lengths, the resolution with tail cancallation is worse than
without. At zero deflection, fits with parabolas lead to values of 0.33 mm with tail
cancellation and of 0.28 mm without. This is reasonable, since the filter reduces
the signal height and the tail does not disturb those tracklets. The more the
deflection differs from zero, the more the statistical error increases. This effect
is much stronger for the non-filtered tracklets. It is parameterized by the second
derivative of the parables in their minimum. With 0.033 1
mm
it is more than twice
as large as without tail cancellation filter than with it (0.015 1
mm
). Because the
deflections reaches more than 12 mm in the ALICE experiment without correction
of the Lorentz deflection (section 7.8), this is the dominant effect.
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Figure 10.16: deviation of the online
deflection as a function of the deflection
with active tail cancellation filter
Figure 10.17: deviation of the online
deflection as a function of the deflection
with inactive tail cancellation filter
Figure 10.18: resolution of the online
deflection as a function of the deflection
with active tail cancellation filter
Figure 10.19: resolution of the online
deflection as a function of the deflection
with inactive tail cancellation filter
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Summary and Outlook
The ALICE Transition Radiation Detector is used for a trigger decision, which is
based on the detection of electrons with high transverse momentum. Therefore,
particle tracks have to be recognized and the particle identity has to be deter-
mined in the whole detector within a time budget of 6 µs. This is achieved by
a hierarchic approach. The tracks are detected in segments by the TRAP chips
in a decentralized approach. Only the tracking information is sent to a central
device, the Global Tracking Unit, which performs the final track assembly and
momentum reconstruction. In addition to the processing, the detector data is
stored for readout in case of a positive trigger decision. The raw data readout is
based on the same network infrastructure as the tracking data transmission.
The TRAP chip is structured according to its objectives: The signal path
starts at the 21 differential analog ADC inputs. They provide up to 30 samples
per event, which is represented by a two-dimensional data matrix. Next, the
signals are improved by a digital filter. Afterwards, the data is distributed to
an event buffer and to a preprocessor. The event buffer stores the data of one
event. The preprocessor prepares the fit calculation of the track segments. The
entries of the event buffer as well as the fitting information of the preprocessor are
accessible by four on-chip CPUs. They conduct final local track parameterization
and data compression in case of event data readout. Therefore they access a
network interface module, which handles the assembly of the data stream.
The digital filter corrects artefacts of the signal generation process. These
are common nonlinearity, baseline and gain variations. Furthermore, the ion tail
and the capacitative crosstalk of neighbor signals are suppressed. The ion tail is
caused by the gas amplification process in the chamber. It is visible as a long
signal decay of about 2 µs in contrast to a signal rise time of 70 ns. The approx-
imation of the tail by the sum of two exponential functions corresponds to the
second order design of the tail cancellation filter. The crosstalk generation is de-
scribed by a two-dimensional filter matrix. The crosstalk suppression corresponds
to the application of the inverse of that matrix.
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The tracking is based on a straight line model. Each track segment is repre-
sented by a series of hits. Because the tracks are assumed to be sufficiently stiff,
the hits of one segment are distributed over a maximum of two channels. The fit-
ting is separated in two steps. In parallel to the data acquisition, the preprocessor
detects the hits and calculates the fits channel-wise. Since the tracks are assumed
to be isolated and the hits induce a signal in several adjacent channels, the hit
positions are determined with a sub-pixel precision. Afterwards, the CPUs are
assigned to those channel pairs, in which track segments have been observed. The
fits of these channels are merged and the final tracking parameters are calculated.
The readout of the event data is realized by the CPUs. They can access
the full data of the event buffer. In addition, a couple of hardware-based data
indicators are available as well. They accelerate the implementation of typical
data compression strategies, which lead to compression ratios of 40 down to 15 %,
depending on the occupancy of the detector.
The digital filter and the tracking system incorporate a huge amount of free
parameters. Calibration strategies have been developed and their functionality
has been shown. Common or almost constant parameters are optimized by oﬄine
user programs. This affects especially the nonlinearity correction, the tail can-
cellation and the crosstalk suppression filter as well as the tracking parameters.
The adjustment of individual and fluctuating parameters, as expected for the
pedestal and the gain correction filter, is simplified such that it can be computed
by the TRAP chip’s CPUs.
The TRD will contain more than 65,000 MCMs. A test device has been set
up for their production. It performs a couple of external and internal tests. The
internal tests are based on CPU programs. The devices on the TRAP chip are
accessible by the CPUs in a much faster way than externally via the configuration
and control interface.
The advantages of placing the signal processing capabilities as close as pos-
sible to the signal source have to be compared to the disadvantages. Theses are
local digital noise generation and power consumption. The noise contribution of
the digital TRAP circuits is negligible during the acquisition phase. The power
consumption leads to an increased effort for power supply and cooling infras-
tructure. Thus, the power consumption of the MCMs has been analyzed rather
detailed, especially their dependence on parameter settings and environmental
conditions. The main results are that the power consumption can be reduced by
masking of unused signal paths, by pipelining of the arithmetics and by masking
of lower input data bits as long as they are not needed like between two events.
All but the last strategy is realized by proper settings of the TRAP chips. The
masking of lower input data bits has been analyzed by manipulation of the input
test patterns and can be considered as an option for future designs. In addition
to the permanent power consumption, the CPUs’ activity causes a huge incre-
ment. Its contribution to the average consumption depends on the run time of
the CPU programs and the trigger rate. In addition to minimum latency, this
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is another motivation for the minimization of the run time of the tracking and
readout programs.
The functionality of the measurement and online signal processing system
was shown by the operation of a detector prototype. It was tested with a test
beam at the CERN Proton Synchrotron and with cosmic radiation at KIP. This
includes filter calibration, raw and tracking data acquisition and the subsequent
comparison with oﬄine analysis. The agreement is quite good. Some minor
differences can be explained by implementation details of the online processing
and the oﬄine algorithm. It is even possible to combine several track segments
to tracks and to determine the tracking resolution. One can clearly see the
improvements, which are caused by the application of the tail cancellation filter.
The MCMs, especially the TRAP chips, are now final, well-working devices
and in a state, in which they are ready to be integrated into a larger system. The
next step will be the combination with the first version of the Global Tracking
Unit. This will be a first complete building block of the ALICE TRD online
tracking system. The further steps are the integration into the first super-modules
in 2006 and the assembly of the full TRD in 2008.
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Appendix A
Abbreviations
ADC Analog Digital Converter
ALICE A Large Ion Collider Experiment
ASIC Application Specific Integrated Circuit
ATLAS A Toroidal LHC Apparatus
BNL Brookhaven National Laboratory
CASTOR Centauro and Strange Object Research
CERN European Organization for Nuclear Research
CMS Compact Muon Solenoid
CPU Central Processing Unit
DDR Double Data Rate
DMEM Data Memory
DRC Design Rule Check
FIFO First-In First-Out Memory
FMD Forward Multiplicity Detector
FPGA Field Programmable Gate Array
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FRF Fit Register File of the TRAP Chip
FWHM Full Width at Half Maximum
GDS2 Gridded Data Set Format 2
GPIB General Purpose Interface Bus (IEEE 488)
GSM Global State Machine of the TRAP Chip
GTU Global Tracking Unit
HLT High Level Trigger of the ALICE Experiment
HMPID High Momentum Particle Identification Detector
IMEM Instruction Memory
ITS Inner Tracking System
KIP Kirchhoff-Institute of Physics, University of Heidelberg
LEF Library Exchange Format
LEP Large Electron Positron Collider
LHC Large Hadron Collider
LHCb LHC Beauty Experiment
LSB Least Significant Bit
LUT Look-Up Table
LVS Layout versus Schematic Check
MCM Multi Chip Module
MIMD Multiple Instruction Multiple Data
PASA Preamplifier and Shaper Chip
PC Personal Computer
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PCB Printed Circuit Board
PHOS Photon Spectrometer
PMD Photon Multiplicity Detector
PRF Pad Response Function
PS Proton Synchrotron
RHIC Relativistic Heavy Ion Collider
RMS Root Mean Square
SCSN Slow Control Serial Network
SNR Signal to Noise Ratio
SPS Super Proton Synchrotron
TOF Time of Flight Detector
TPC Time Projection Chamber
TRAP Tracklet Processor Chip
TRD Transition Radiation Detector
UMC United Microelectronics Corporation
VHDL VHSIC Hardware Description Language
VHSIC Very High Speed Integrated Circuit
ZDC Zero Degree Calorimeter
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